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This section gives a breakdown of the work that has been done in the respective 
chapters of this document. It serves to give a brief description of what each section 
consists of: 
Chapter 1 gives an introduction and overview to the subject of APFs and their control. 
It also gives the objectives, scope, APF topology, the limitations of this project and 
the plan of development. 
Chapter 2 gives a literature review on APFs, instantaneous power theory and ends 
with a review on control strategies used in APFs. 
Chapter 3 gives the theoretical aspects of the selected shunt APF topology and also 
gives the mathematical expressions used to derive the compensation current and the 
control algorithms. 
Chapter 4 outlines the simulations done. The designs were done usmg PSpice 
Schematics, version 9.2 by Cadence Design Systems, Inc. Other simulations were also 
done using Matlab, Simulink package from Mathworks. Matlab simulations were 
done to verify the validity of the simulations in Spice. Therefore they are not 
discussed at length in this chapter but can be found in appendix D for reference. 
Chapter 5 describes how the simulations are implemented in hardware. The 
equipment used to implement the hardware and software to build the laboratory 
prototype is described. 
Chapter 6 presents the results obtained in simulation as well a from the laboratory 
experiment. A case study is conducted where the experimental results are compared to 











Finally, chapter 7 succinctly draws conclusions based on the results obtained In 
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Various active filter solutions have been proposed in recent years {I], {2], and are 
still being widely investigated today. This thesis discusses the design and 
implementation of the shunt AP F topology. The thesis starts with a general 
literature review of various AP Fs which includes voltage control and current 
control topologies for single phase and three phase configurations. In particular, 
the single phase shunt AP F was focused on. 
Secondly, the theoretical aspects of the shunt APF topology are discussed. The 
methodology of the AP F consists of measuring the load current and extracting the 
harmonic components using the sine-multiplication theorem. Then the extracted 
current is used as the reference current to be injected by the single phase full-
bridge static converter. The control method used is based on a predictive control 
approach. 
Thirdly, the APF theory is verified by simulation and through construction of a 
laboratory prototype. A case study was conducted in which the simulation results 
are compared with the laboratory prototype results. The experimental results show 
that the active filter, together with feed-forward control technique can effectively 
reduce harmonics. The application of the APF resulted in the source current 
harmonics being reduced from 42% total harmonic distortion (THD) to a desired 
allowable level of less than 5% THD in simulation. The practical results obtained 
were 8.5% but could however be improved with further work in order to meet the 
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There has been a significant increase in the use of power electronics in industry and in 
consumer applications in recent years. This has consequently lead to increased effort 
from the utilities to meet the quality of supply required. The problem is exacerbated 
by the increased use of so-called non-linear loads - most of which are power 
electronics devices. The following problems can result from increased use of such 
loads: 
• Harmonic overloads. 
• Untimely tripping of protection devices (which contribute to down-time). 
• Considerable levels of high voltage and current distortion. 
• Temperature rise in conductors, generators, transformers and motors. 
All of these factors result in the reduction of AC mains power quality. Recent studies 
have shown that the use of non-linear loads will increase significantly in the future 
[3]. This will consequently increase the need for effective mitigation of harmonics. 
The conventional application of tuned passive filters can create system resonances 
which are dependent on specific system conditions. In addition to that, passive filters 
often need to be significantly overrated to account for possible harmonic absorption 
from the power system [4]. 
Passive filter ratings must take into account reactive power requirements of the loads 
and this makes it more difficult to design the filters to avoid leading power factor 
operation for some load conditions. APFs have the advantage of being able to 










which means that the rating of the active power can be less than a comparable passive 
filter for the same non-linear load. Furthermore, the active filter will not introduce 
system resonances that can move a harmonic problem from one frequency to another 
[4]. Generally, shunt APFs works as a current source connected in parallel with the 
non-linear load and generating the harmonics that the load requires. 
The APF consists of power electronic components which consist of capacitors, 
inductances and semiconductor switches that introduce current or voltage 
components, which cancel the harmonic components caused by nonlinear loads. Many 
different active power filter topologies have been introduced and already 
commercially available. APFs are very effective not only for harmonic compensation 
but can also have other benefits and applications - all in one unit. With an appropriate 
control strategy, it is possible to correct power factor, correct unbalanced loads and 
compensate for reactive power [5]. Much work has been done in the development of 
theory for determining compensation currents. However, there has not been a 
significant focus on their control [6-9]. Today, the wide-spread use ofIGBTs and the 
implementation on digital signal processors (DSPs) has paved the way for the future 











1.2 Problem description 
To design an active filter that will attenuate hannonics to an acceptable level so as to 
comply with international standards such as the IEEE 519 and eEl 1000 standards. 
The subsystems of the filter must be designed, built and tested. These subsystems 
include an inverter, voltage and current transducers and laboratory set-up of the 
system. 
1.3 Thesis Objectives 
The objective of this thesis is to design, build and test a single phase shunt APF. In 
order to do so, the following tasks need to be completed: 
1. Study the literature on APFs, their topologies and their implementation. 
2. Study literature on various control theories and strategies and compare their 
various merits. 
3. Design, build and test the subsystems fonning the APF which can compensate 
a 3kW load with a maximum of 45% THD. 











1.4 Shunt Current Controlled APF topology 
The schematic diagram of the APF topology is shown in figure 1-2. The filter consists 
of three major parts; the compensator which computes compensation currents to be 
injected, a controller which is implemented on DSP to produce PWM and the full-
bridge inverter. The validity of this topology is demonstrated by means of simulations 


















2. Literature Review 
2.1 Review of existing fIlter topologies 
2.1.1 Introduction 
The development of active filters began in the 1970s [10]. The APF has been 
developing technically over the years in order to meet larger power demands with 
increasing efficiencies. Initially, APFs were used to reduce irregularities in AC 
utilities in small capacities [11]. Nowadays, APFs can reach powers around mega 
watts, allowing them to be used in power distribution systems and in power 
transmission lines. In [10], Akagi affirms that in 1995 more than 300 shunt APFs with 
PWM control were in operation in Japan. These APFs used IGBTs and GTOs and had 
ratings ranging from 50 KV A to 50 MV A. 
Active filters are designed to meet a number of compensation objectives. These 
objectives are typically unbalance, "flicker", reactive power compensation and 
harmonic compensation. The combination of all these compensation schemes in one 
compensator is often called a "universal power compensator," [11]. 
2.2 Harmonic mitigation approaches 
Harmonic distortion in power systems can be suppressed through three basic 
approaches: 
• Passive filtering. 
• Active filtering and, 











The following sections discuss general properties of the various approaches. 
Furthennore, the advantages, disadvantages and limitations of these approaches are 
discussed. 
2.2.1 Traditional passive f'tlters overview 
Passive filters consisting of a bank of tuned LC filters such as high pass filters are 
widely used to suppress hannonics. They are the conventional solution to harmonic 
distortion problems. Passive filters use reactive storage components, namely 
capacitors and inductors. The more commonly used passive filters configurations are 
the shunt-tuned LC filters, the shunt low pass LC filter and the single-tuned "notch" 
filter which is the most common and economical type of passive filter which is used 
today [13], [14], [15]. The notch filter is usually connected in parallel with the power 
distribution system and is series-tuned to present a low impedance path to a particular 
harmonic current component. Some of the other more commonly used passive filter 
configurations are shown in figure 2-1. 
2.2.1.1 Advantages and disadvantages of Passive Filters 
Amongst other advantages, passive filters are simpler to implement, reliable, efficient 
and less costly [16]. However, while passive filters are widely used, there are some 
disadvantages associated with their use. The disadvantages are the resonances 
introduced into the AC supply, low filter effectiveness and the tuning issues [17]. 


















Figure 2-1 Commonly used passive fIlter configurations [431 
2.3 Active fIlter overview 
Due to the shortcomings of shunt passive filters [18], APFs have been studied and 
developed in recent years [19], [20]. Most active power filter topologies use voltage 
source inverters. This topology converts a DC voltage into an AC voltage by 
appropriately gating the power semiconductor switches. A typical DC to AC 
converter is shown in figure 2-2. It consists of a DC source which is represented by a 
large capacitor; and six IGBT switches. 
Figure 2-2 Three phase voltage source inverter 
Although a single pulse for each half cycle can be applied to synthesize an AC 
voltage; for most applications requiring dynamic performance, pulse width 
modulation (PWM) is most commonly employed to control the inverter [16]. There 
are a large number of PWM techniques available to synthesize sinusoidal patterns, or 
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techniques at a competitive cost. Nowadays, with the wide spread use of IGBTs, and 
the availability of DSP technology; APFs have evolved rapidly and paved a path for 
their future success [3]. Converter based solutions to power quality problems surely 
seem to be the way of the future. In 1996, more than 100 converter based shunt 
harmonic compensators were operating in Japan [19]. However, even with the 
availability of IGBTs and DSPs, the cost of APFs is still relatively high [5], and they 
are difficult to implement in large scale. 
One way of improving their practical utilization is to design the filter for only a 
fraction of the total load power. This can be done by designing a combined system of 
shunt passive filters and series APFs. This has an effect of largely reducing cost and 
results in increased overall system efficiency [22]. Combined systems of power APFs 
and shunt passive filters to reduce initial costs and improve efficiency are currently 
under investigation. The greatest advantage of implementing this synergy is the 
decrease in the required power rating of the converter and this is what primarily 
brings down initial costs [17]. 
Depending on the particular application or load to be compensated, APFs can be 
implemented as shunt type, series type or a combination of shunt and series APF. 
These filters can also be combined with passive filters to fonn hybrid power filters. 
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Thus. from Kirchhoffs current law. it can be casily deduced that the two currents add 
up at the P(,C to muke up the tot<llloud currt.'t1L Then the shunt Al'F must supply th~ 
rcst of the harmonic current componcnts required by the nOIl-liOCllr load. 
Currently existing shunt APFs have the ability 10 compensate for the entire low 
lrequen~y harrnoni~ sp~etnLm up to lh~ 50,h harrnoni~ or mor~. Th~y ar~ also rUlC(1 in 
~uch <I w<ly Ih<lt if the h<lmlOllic currents drdwn by the load <Ire greuter th<ln Ih~ ruting 
of the active filter. thc filter automatically limits its output current to its maximum 
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following characteristics: 
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• Power l'.Ictor correction. 











• Fi lters entire network ill speci fic l oad~ ucpcwling On install ation point. 
• Response to load iluduations begins in 40 micro seconds with 8 .\l illi>e<:Dl\ili; 
for full response to step load changes. 
• IGBT based [10\\'<:-1" cle<:troni~ technology. 
Figure 2-6 to fi gure 2-R shows the result' of ACCCSINE as [e~ordcd at Group 
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the corrccted current wavcfonn suppl ied by the source to the non-linear load. 
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The performance of the tiller is depided in tahle 2. 1 below in k11TlS of the 
impwwment in tolJI halln llll i~ {\iStorti {~l (THD) of the SOllrc~ Cllrr~nl 
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Th~ acti ve tilkr t{lp<)iogy pres~n1cd ab<'lVe will be llsed JS a benchmark Jgainst which 










2.3.2 Series APFs 
Series adive p"\V~r fi1kr~ V.ae intmduccJ toward~ the end of the I <)Rfl~ [ I Il l. TIley 
"'-'1111ally op~filk a:; vo ltagt" r~gulaton; and us hllfillOnie isolators bctwe~n tl", non-
linocar lo~d ~nd the ut ility systcm inst<'ad of generators of hannonics JS is thc c~sc in 
,hunt APr. Thi ~ tllpn\ngy is e~pcl"ially re-,ommenUed for cmnpensatioll "I' voltage 
unhalallc~'. voltage ,ags and 10.- low p<,,,er apphcatiolls [S], Th~ topology also 
presents an economically attractiw illtt"rnntiw to UPS sincc it can be dcsigncd to 
pcrfonn UPS functionali ty and h~nnoni es isolmion in a single unit II Il]. In this 
approach, the evaluation "I' rderence voltage, as "pposed to rderence currCllts is 
r",<!uif~d, Tht"rt"for~. tht" control strategy used illso difft"fs. This is ofkn very 
complicated since control has to hc achicvro through a prccise mCJsurcmcnt oflinc 




t~i~,,,,, v! Non Ll r><>ar 
! "o.d 
In many cast"s. sent"s adivc fiJt~rs work as hybrid topo[ogit"s with shunt passivc 
filtcrs nctworks. Thc ,hum passivc filtcr is connectcd in paralkl with thc load and 
tuned to climmate odd hanTJ(>nics to prcsent~ a low impedance path for thc rest of the 
load current hamlOnics [22]. TIlt" passive LC filters may illso ht" conn~"<.-ted ilS in tig urt" 










load hamlOnics to circulate mainly through the passive filter ruther th,1n the power 
distrihution system [16] . The m<lin ad\'antuges ofthi8 scheme are that the rated power 
of the series APF is <I snJ<llI fraction of the tota l loud '8 kVA ruting, typieully 5%. 
However. the power rating of the series active filter may increase signifi~<lntly in the 











2.3.3 Scric. -shunt ,\I'F, 
A~ the name suggests, series-shunt APFs consist of a combinalion of a series APr and 
the shunt APF components. Thc ,hllnt APF i, lIsually located at the load side and can 
he used 10 u,mren,at~ for load hillmonics. rhc series APF is lhen located at th~ 
~ourc~ side ~nd blo~ks harmonics from the load; compcnsat~, fix ~lIpply voltage 
harmonics and voltage unbalances and damps power ~y,t~m osdllations. This 
topology is ollen called the Unified Pow~r Flow ConditioneI' (UPFC) 155 1. A 
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The UPF(', by its multifunctional capacity can wi th adequate rating; directly force the 
lin~ current to as sume an angle and magnitude wi th respecl to a given 00, voltagc to 
delivcr the desired active powcr and simllitaneoll,ly minimil~ thc reactive po\VCI' flow 
in the line. In other word~, the UPFC has the functional capability of directly and 











2.3.4 Summary of APF topologies 
A summary of active filter topologies is shown in Table 2.2. Table 2.2 tabulates the 
advantages and disadvantages of using each type of topology discussed above. As can 
be seen from the table, it is clear that the shunt active filter does not introduce 
additional problems when connected to the AC grid; such as voltage sag/swell, 
voltage unbalance, voltage distortion, voltage interruption, voltage flicker and voltage 
notching as is the case with the series active filter and the shunt-series active filters. 






Load Effect on AC 
Supply 
(Advantages) 
• Current Harmonic 
Filtering 
• Reactive Current 
Compensation 
• Current unbalance 
• V oltage Flicker 
• Current Harmonic 
Filtering 
• Reactive Current 
Compensation 
• Current Unbalance 
• Voltage Flicker 
• Voltage Unbalance 
• Current Harmonic 
Filtering 
• Reactive Current 
Compensation 
• Current Unbalance 
• Voltage Flicker 
• Voltage Unbalance 
17 
Effect of Filter on the power-
distribution System 
(Disadvantages) 
• Voltage sag/swell 
• Voltage Unbalance 
• Voltage Distortion 
• Voltage Interruption 
• Voltage Flicker 
• Voltage Notching 
• Voltage sag/swell 
• Voltage Unbalance 
• Voltage Distortion 
• Voltage Interruption 
• Voltage Flicker 










2.4 Rcfc.rencc signal estimation techniqu es 
A numb~r of mdhods can be appli~d to ~xtract hannonic oompon~nt> to b~ u,~d a, 
rderence signals for the activc filter l241, l251, l26-29]. The reference signal 
e'>timation is initiateu throllgh the dC!ection of e'>sen(ial voltage and or eurrcnt signal'> 
in order !O gather accurate sy,km variubk infonnation. Typically. (h~ \'o l tag~ 
\'uriabks 10 b~ dctccted are the AC source voltage and thc DC-bus voltag~ of the Ai'F 
inverter. Typical current variables arc load current, AC >ourcc current and the actunl 
compcn'>ation Cllrrent Ilowing acro", lmk inductor of APF. Based on these '>ysl.:m 
vanabk f~cdbacks, n:f~rcnc~ ~UTT~nt/Hllt uge ~slimalion I , ex~...,ut~d eith~r in time or 
frequency domain. Figure 2-11 shows somc of the rcfcrcncc signal estimation 
techniqucs whwh are v.-;ddy used inlitemlmc. 
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2.4.1 Frequency domain approaches 
Reference signal estimation in tile frequency domain is ~llitahle for hoth single and 
tilree phase syst~ms. This method is fundamental ly deri"ed from the principle of 
FOllrier analysis as follows: 
2.-1 .1.1 Fourier analy'S is techn ique 
The frequcn~y-domain approach implies thc usc of tile Fourier t ransform and its 
analysis \vhicil le:KIs to complex mathematical calculations thereby making th~ 
control meth"d non-Hlea!. Fourier transfoml. (either con\'entional Or Fast Founer 
TmnstllmJ (FFT)). is app lied to the ~aptured voltage or ~urrent signaL TypkaUy. the 
fundamental comp.)ncnt of the load clllTent is eliminatru - thu~ separating tile 
hannonic c"mp.,n~nts fonn the fundamental as shO\m in 1igure 2-12. Inverse Fourier 
tmnstomJ is then appl ied to estimate the compensation referen~e signal in the time 
domain l24]'l25]. [30J. [26-29J. 
50HZ . 
" I " , " • 
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,,1 I , , , , " 
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lI .rmun;", 250HZ . " 'l I , " " , • 
350HZ . " ':1 • , " 
• = -Ll -_A-V 
Fi~nre 2· ]2 Sunn'p "nrr~nt tra~,f ..... m od from tim o to fr<'<!lIOn,)" domain 
The main drawback of th is technique is the associated time delay in system variable 
sampl ing and computation of Fouri<-r coeffidents. This make~ it impractical for r~al -










varying load conditions. In order to make the computational process faster, some 
modifications were proposed and implemented in [64]. In this modified Fourier-series 
scheme, only the fundamental component of current/voltage is calculated and this is 











2.5 Time domain approaches 
Time-domain approaches involve the use of algebraic transformations associated with 
changes of reference frames. This significantly reduces the control task. Time-domain 
approaches are based on instantaneous estimation of reference signal in the form of 
either voltage or current, derived from measured, distorted waveforms. These 
approaches are equally applicable for both single-phase and three-phase systems 
except for the synchronous detection theorem [32], [33] and synchronous reference 
frame theorem [34-36], which can only be used in three-phase systems. 
2.5.1 Instantaneous reactive-power theorem 
One of the instantaneous reactive-power theorems known as the (p-q) theorem was 
proposed by Akagi et al. [37] for three phase systems. This theory is based on the 
Clarke transform which transforms three-phase voltages and currents into the Ol 0 
stationery reference frame [38], [39], and [40]. From these transformed quantities, the 
instantaneous active and reactive power of the non-linear load is calculated, which 
consists of AC and DC components. The AC component is extracted using a high 
pass filter (HPF) and taking the inverse transformation results in the attainment of the 
reference signals in terms of either current or voltage. Calculations are made using 
instantaneous values of the measured variable. The controller model executes the p-q 
theory calculations according to equations (2.9)-(2.16): 
[:;]~H[~ 
-1/2 
=~I::l H (2.9) 











In equation (2.11) and (2.12), alpha and beta are the orthogonal coordinates; ea and ia 
are on the a axis and e and i on the axis. In three phases, conventional 
instantaneous power is calculated as follows: 
P = ea ia + e . I (2.11) 
In fact, in the abc coordinate active power; (P) is given by the following equation: 
P = ea.ia + eb.ib + ec.ic (2.12) 
Instantaneous real and reactive power represented by p and q can respectively be 
calculated as shown in equation 2.13. 
[p] [ea efJ][ia] q - -efJ ea ifJ (2.13) 
In equation 2.13, eaia and e.I represent instantaneous power p since these 
equations are products of instantaneous currents and voltages on the same aXIS. 
However, in contrast, eai and e .ia are not instantaneous powers since these are 
products of instantaneous currents and voltages on orthogonal axes. Therefore q is not 
a conventional electric unit like the Watt or Var, q; is instantaneous imaginary power 
or "non-real" power. In order to derive the reference currents, equation 2.13 is now 
re-written as 2.14: 
[ ] [ ]
-1 [ ] ia ea efJ p 
ifJ - -efJ ea q 
(2.14) 
Therefore, from equation 2.14, the instantaneous compensating currents on the ,a 












iC a ] [e a e f3 ] -1 [ P ] 
ic f3 - e f3 e a - q (2.15) 
It should be noted that p = j5 + p where j5 is the AC component of p and p is the 
DC component. Therefore, j5 can be extracted by passing p through a low pass filter 
and subtracting the result from p to obtain j5 as expressed in equation 2.16. 
p=p-p (2.16) 
2.5.2 Synchronous-detection theorem 
Synchronous detection theorem [32], [33] is very similar to the p-q theorem. 
However, this technique is only suitable for three-phase application. The application 
of this theorem relies on the assumption that the three-phase currents are balanced. It 
is based on the idea that the APF forces the source current to be sinusoidal and in 
phase with the AC source voltage despite any variations in the load. The average 
power is calculated and divided equally between the three phases. The reference 
signal is then synchronised relative to the source voltage for each phase respectively. 
Even though this technique is relatively less difficult to implement; it does however 
suffer from the fact that it depends to a large extent on the harmonics in the source 
voltage [24]. 
2.5.3 Synchronous reference frame theorem 
This theorem relies on the Park transformation which transforms the three phase 
system voltage and current variables into a synchronous rotating reference frame [34], 
[35]. The active and "non real" components of the three-phase system are represented 
by the direct and quadrature components respectively. In the theorem, the 











easily through low pass filtering. This theorem is applicable only to three phase 
systems. The notable advantage associated with this method is that the system is very 
stable since the controller deals mainly with DC quantities. The computation is almost 
instantaneous except for time delays due to filtering DC quantities [28]. 
2.5.4 Sine multiplication theorem 
This method is based on the process of multiplying the non-linear load current by a 
sine wave of fundamental frequency and integrating the result to calculate the real 
fundamental component of the nonlinear load current [41], [42] and [48]. The method 
is applicable for both single and three phase systems. Taking the difference between 
the fundamental component of the load current and the total instantaneous load 
current results in the derivation of the reference current for the APF. Although this 
technique eliminates the time delay due to lowlhigh pass filtering experienced in 
instantaneous reactive power theorems, its performance is still slow (for more than 
one complete mains cycle), due to integration and sampling [28]. This technique is 











2.6 Review of control strategies 
The purpose of APF controller is to generate appropriate gating signals for switching 
the inverter based on the estimated compensation reference signals [43]. Therefore, its 
inputs are the computed reference signals which are computed using one of the 
methods above, and the output is the gating pulses to be fed to the inverter switching 
devices. 
The performance of the APF is greatly affected by the choice of control technique 
utilized [45]. Thus the choice and implementation of the control technique is very 
important for the achievement of a satisfactory APF performance [43]. A variety of 
control techniques, such as linear control [30], [34], [41], [42], [[44], digital dead-beat 
control [35], [38], and hysteresis control [17], [46], [47], have been implemented for 
APF application. A number of publications [17], [26], [28], [46-47] comprehensively 
report on the theories related to the APF. This section briefly discusses some of the 
techniques and their basic features. 
2.6.1 Linear control technique 
Linear control of an APF can be accomplished by using a negative-feedback system 
like the one shown in figure 2-13 [12]. In this control scheme, the compensation 
current i/or voltage VF signal is compared with the computed reference signals i/re/or 
V/re/. These signals are compared through the compensated error amplifier in order to 
produce the control signal. The resultant control signal is then compared with a saw-
tooth through PWM in order to generate the appropriate gating signals for the 
switching transistors [30], [34], [41],[42],[45]. The frequency of the repetitive saw-
tooth signal establishes the switching frequency [43]. This frequency is kept constant 
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limitation of achievable bandwidth ofthe compensated error amplifier [26], [44]. (The 
argument in the rest of this section is extracted from [48]). 
When this scheme is applied to an APF, the filter inductor current If (or feed-back 
current) is sensed and compared directly with the reference current as calculated by 
the harmonic calculator. This error is amplified and used as the modulating signal in 
the unipolar PWM which controls the gating of the switches. This scheme, however 
when used as it is suffers from a number of disadvantages. Firstly, the current sensed 
will have switching ripple in it and will have to be filtered before being fed into the 
high gain error amplifier. This pertinent filter would introduce a time delay. The 
system is already a second order due to the high frequency LPF. This second order 
dynamic has a sharp phase angle variation near its resonant frequency due to its 
under-damped nature. In addition, the phase angle delay contributed by the filter 
depends largely on the operating conditions. 
Therefore, if a high gain stage with a first order filter is put in the feedback path, the 
system easily becomes unstable. Even if the system is stable, its transient performance 
would not be satisfactory. Hence this would call for the reduction of gain in the error 
amplifier which will affect the ability of the APF to track the reference current 
adversely. If a high gain is mandatory, then a high switching frequency has to be used. 
However, the current that is being sensed will be corrupted by the inevitable high 
frequency switching noise. The control loop usually gets upset with this noisy 
feedback. The limitations of the feedback control scheme as discussed above are 
overcome with the use of a feed-forward control scheme. Feed-forward control is 
implemented in the single phase shunt APF topology and will be discussed in detail in 











2.6.2 Hysteresis Control 
This type of control imposes a bang-bang type of instantaneous control that forces the 
APF compensation current to follow the estimated reference signal within a certain 
tolerance band [36], [37], [46-47]. The control scheme is shown in block diagram in 
figure 2-15. In this control scheme, a signal deviation H is defined and imposed on 
ire! to form the upper and lower limit of the hysteresis band. The inverter output 
current if, is then measured and compared with iref The resultant error is subjected to 
a hysteresis controller to determine the gating signals determined by the upper or 
lower limits set by HI2 and -HI2. As long as the error is within the defined hysteresis 
band, no switching action is takes place. Switching occurs whenever the error exceeds 
the value of the upper or lower band limits. The APF is therefore switched in such a 
way that the peak-to-peak compensation current is limited to a specified band 
determined by H as illustrated in figure 2-16. 











Figure 2-15 Hysteresis current controller [43] 
Active Power ~ 
Filter 
To obtain a compensation current, if with switching ripples as small as possible, the 
value of H can be reduced. However, doing so results in higher switching frequency 













Figure 2-16 Gating signal generation by hysteresis controller [43] 
It should however be noted that hysteresis current control is indeed suitable for APF 
application if only low order hannonics like (3 rd, 5th, 7th ... .25th 
) need to be compensated. However, if hannonics up to the 50th need to be 
compensated, hysteresis control will require excessively high switching frequency. In 
addition to that, the variation in switching frequency - which is inherent in hysteresis 
control - makes it difficult to choose the LPF components. However, for practical 
application, hysteresis control remains the preferred method for implementing 











3. Theoretical concepts of the Single Phase Shunt APF 
topology 
3.1 Operating principles of the selected APF topology 
The operating principle of the single phase shunt APF topology is illustrated in figure 
3-1. In the entire design the SUbscripts s, Land f respectively represent source, L 
stands for load and f stands for shunt APF. The shunt APF generates compensation 
current if which consists of equal but opposite load harmonic components. It does so 
by producing a voltage Vout in the inverter's output terminals that will result in the 
compensation current ifrefflowing to the grid at the point of common coupling (PCC). 
The real and imaginary current components add up at the PCC to produce io, the load 
current. To explain this concept in another way, it can be said that the source current 
contributes the real power consumed by the load, whereas the APF supplies the 
imaginary power. The source current is is desired to be sinusoidal and in phase with 















Figure 3-1 above depicts the required operation of the single phase shunt APF, (figure 
3-1 is constructed using infonnation from [43]). Thus, the basic operating principle of 
the shunt APF topology is that it must compute a current that is equal but opposite in 
polarity to the hannonic current components drawn by the load, inject this current at 











3.2 System configuration 
In this section the configuration of the single-phase APF topology is presented. The 
overall power circuit, the APF inverter and the control system will be discussed. 
3.2.1 Overall system 
Figure 3-2 depicts the overall system configuration for the single phase shunt APF 
topology. The APF is connected in parallel with the full bridge 500V A converter 
which represents the non-linear load. The system consists of a single phase shunt 
APF which is constructed using a full-bridge voltage source inverter (VSI) and a 
DC source. The APF is connected to the distribution system at the PCC through the 
interfacing inductor L/. The interfacing inductor provides isolation against transients 
in the distribution line and variations in the load. Furthermore, the driving voltage 
across the interfacing inductor determines the optimal dynamic response that can be 
achieved by the APF. The LC filter which consists of L/ and C/ provides low pass 
filtering which eliminates high frequency switching noise due to IGBT switching 
action. 
The VSI utilizes a DC bus capacitor as the DC supply and it switches at the 
frequency of 10kHZ in order generate a compensation current that follows the 
estimated current reference, ifref. Therefore, the voltage across the DC bus capacitor 
Ve/ must be controlled in such a way that it remains at a value that is higher than the 
peak of the source voltage i.e, (> J2 . Vs) in order to force the current in the 
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Figure 3-2 Configuration of the single phase shunt APF [431 
The desired wavefonn if, as shown in figure 3-1 is achieved by accurately switching 
the gates (Sl, S2, S3, S4) ofthe IGBTs of the inverter. The exact control ofthe output 
current wave shape is limited by the switching frequency of the inverter in tenns of 












3.3 APF control system 
Figure 3-3 depicts the details of the overall control system. It consists of the harmonic 
current calculator, the DC link voltage regulator and the feed-forward controller. 
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Figure 3-3 Overall APF control scheme 
The harmonic current calculator accepts the load current io; it also accepts a sine and 
cosine wave templates to extract the harmonics from the load current in real time. The 
DC link voltage regulator senses the DC voltage across the capacitor and compares it 
with a fixed reference voltage, VdCJef. The error is processed in the PI controller. The 
reference currents from the harmonic calculator and from the PI controller are then 
added in a summer to give ifref. The reference ifref, is fed to the predictive controller as 
shown in figure 3-3. The feed-forward controller uses the reference current input and 
the feedback current if, to work out the reference output voltage, Vref. The feed-
forward controller, therefore, ensures that the inverter output current V follows ifref. 
The following sections discuss the major subsystems of the control scheme i.e.; the 












3.3.1 Harmonics Calculator 
The sine multiplication theorem [41] discussed briefly in the previous chapter is used 
to extract the harmonics contained in the load current, io. The harmonic calculator 
accepts the load current io, and orthogonal sinusoidal templates from the PLL and 
returns the harmonic content of the load current. The method of extracting the "non 
real" fundamental components contained in the load current is based on extracting 
orthogonal fundamental frequency components from the waveform. This is achieved 
as shown in figure 3-4. The load current io, is multiplied by the unit sine wave and 
unit cosine templates produced by PLL. The products are integrated every half cycle 
i.e., (1OmS); of the 50Hz AC cycle. The values of the integrated outputs are sampled 
and held at the end of the half cycle period. After sampling, the integrators are reset 
briefly to start the next integration cycle [48]. 
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The sampled outputs are the amplitudes of the DC components of active and reactive 
components of the load current respectively. These components are then re-multiplied 
by the unit sine and cosine templates in order to re-create the active and reactive 
fundamental components. The fundamental components are then added together and 
their sum is subtracted from the total load current to yield the harmonics or "non-real" 
current components. The active and reactive current components can be thought of as 
the current components that contribute to active and non-real power required by the 
load. Therefore if p represents the total real power consumed by the load and q 
represents the non-real power consumed by the load. The following formulas clarify 
the statements made above and are taken from Akagi's theorem [5]: 
00 
Given that the load current is: io(t) = I -fiLo, n sin(ncot + en) (3.4) 
n=! 
Where en is the phase angle of the nth load current component. Under normal 
circumstances, the source voltage can be assumed to be sinusoidal, i.e, 
Vs(t) = -fiVs sine wt + c/J ) (3.5) 
where c/J is the phase angle of the source voltage. 
Therefore, the instantaneous active load power is derived as: 
poet) = Vs(t) . io(t) (3.6) 
Po+ Po 
The instantaneous imaginary load power can be derived as: 












Where Po, qo represent the DC components and Po, q 0 denote the AC components 
and Vs'(t) denotes the source voltage delayed by 90°. Thus Akigi's theorem given 
above makes it easy to deduce that by extracting the DC components through LPF, 
the reference current ifref is obtained by subtracting the fundamental components from 
the total load current as shown in equation 3.8. 
. . . . 
1 fief = 10(t) - 1 Op(t) - l oq(t) (3.8) 
Where io(t) is the total load current, iop(t) is the fundamental components of the load 
current that contribute real power and io q(t) is the fundamental components that 











3.3.2 Control Strategy 
The control problem of the APF is to regulate the DC-link voltage and to inject the 
reference current ifreJ, obtained using the method above. The first controller regulates 
the current Ic, drawn from the grid in order to charge the DC link capacitor to a set 
voltage, Vdc_ref. The second controller controls the current that is injected by the 
VSI at the PCC. The two control schemes are discussed below. 
3.3.2.1 Design of PI controller to control DC capacitor voltage 
The DC voltage across the DC bus capacitor is detected and compared with the 
reference voltage Vdc_ref. The error is processed in a PI controller. The output of the 
PI controller is the DC-bus capacitor charging current, Ic. The charging current is 
multiplied by the unit reference sine wave sin (wt), obtained by phase-locked-loop 
(PLL) to ensure that only real in-phase current is drawn from the grid to charge up the 
capacitor. The charging current Ic, will continue to charge the capacitor until the 
capacitor voltage has reached the set reference voltage, Vdc_ref. The PI controller 
used to control the DC-bus voltage is shown in Figure 3-5. Its transfer function can be 





Where, Kp is the proportional constant that determines the dynamic response of the 























Figure 3-5 PI Controller for DC link voltage control [431 
Kp and Ki constants must be chosen in such a way that the correct control 
performance is met. If Kp and Ki are too large, the DC voltage regulation will be 
dominant, and the steady-state DC-bus voltage error is low. If, on the other hand, Kp 
and Ki are small, the DC voltage regulation will have little effect on the transient 
performance of the APF. As described in [43], Kp can be calculated using the energy-
balance principle. After Kp is calculated, Ki can be determined empirically; also see 
[22] for the derivation of Ki and Kp constants. Thus the total reference current that is 
fed to the feed-forward current controller is obtained by adding the capacitor charging 
current, Ie from the DC-bus PI controller to the reference current obtained from the 
harmonics calculator as shown in equation 3.10. 
ifref = io(t) - io, p(t) - io, q(t) + Ic (3.10) 
The reference current ijrej is now fed to the main current controller which is described 
below. 
3.3.3 Feed-forward current control scheme 
The feed forward control scheme was introduced in chapter 2. In chapter 2 it was 
discussed that predictive control has an advantage over conventional closed loop 
control due to the advantage of large bandwidth available in the loop resulting in 











explained further and it will be shown how it can be implemented in the shunt APF 
topology: 
Assuming that the control is successful, the current that will flow through the 
inverter's inductor Llis known beforehand, i.e.; equal to the known reference current 
ifref. Thus, if (il= ifrel) is known beforehand, then the voltage that the inverter should 
generate in order to realise this current flow can be calculated before-hand using 
equation 3.15 [48], refer also to figure 3-6. 









Figure 3-6 equivalent single phase circuit of APF and source voltage [48] 
ai fref 
Vinv = Vac + Ri fref + Lf(--) at (3.15) 
Non-Lineilr 
LOid 
Where: ifrel is the reference current calculated by harmonic calculator and DC bus PI 
controller. 
R is the equivalent loss resistance (which includes winding resistance of LI, 
switch power loss etc), 
Llis the output filter inductance and, 
Vac is the source voltage. 
Figure 3-7 shows the practical application of the feed-forward control scheme in 











value of R, however, is operating point dependant (due to switch power losses) and 
cannot be known exactly [48]. Nevertheless, if these values can be approximated then 
the goal of achieving current control that is "free of dynamics" can be attained. 
However, there are inaccuracies in the estimation of the parameters and inaccuracies 
in the measurement of the grid voltage, Vac. Furthermore, the differentiator operation 
has to be band limited in practice due to the sensitivity of the differentiator circuit to 
noise and high frequency signals. Thus in practice a small amount of actual current 
feedback will be needed, along with other components in order to correct minor 
deviations. Nevertheless, in this case the role of current feedback is merely to correct 
second order effects thus enabling the feedback loop to be of low gain. Moreover, 
since the gain is low no filtering is needed in the feedback loop in this case. 
IL 
Figure 3-7 Feed-forward control scheme [48] 
With the feedback loop added, the control voltage worked out according to equation 
3.15 is modified as show in equation 3.16 [48]. 
di 













Where K is the feedback gain and is very small. This scheme is capable of a rise time 
of 50mS to 250mS which yields a high bandwidth current control loop that is 
desirable in APF since it is expected to track up to the 25th harmonic and more. In 
figure 3-7, K is the feedback gain, Kpwm is the gain of the inverter and Zo is the 
equivalent load impedance connected at the AC source point. Note that the sum total 
of the inverter output voltage, Vinv, is the total voltage drops across the output link 
inductance, inductor resistance and the grid voltage, Vac. Thus the output inverter 
voltage must be larger than the grid voltage after the inverter is synchronised to the 
grid. This requires that the grid voltage be kept low in practice in order not to exceed 
the VA rating of the inverter. However, according to equation 3.16, the output of the 
inverter depends on the value of the supply voltage Vac. Practically this posses a 
catch 22 situation. In order to overcome this, a potentiometer is used in the DSP 
which multiplies the inverter output voltage by a factor by varying the modulation 
index, ma, in PWM. Once the inverter has been configured correctly, the next 
important component to consider in the design is the interface inductor Lt, and the 











3.4 Design of link inductor and DC-Bus capacitor 
The link inductor is a relatively important component since it determines the overall 
frequency response of the system and the time constant needed in order to cancel out 
high order harmonic components [53]. A large inductor is better for isolation from 
the power system and from protection against transient disturbances. However, too 
large an inductor will limit the ability of the APF to cancel higher order harmonics. 
Therefore, there is a trade-off involved in sizing the interface inductor. 
3.4.1 Design of link inductor 
The design starts with some known parameters such as the DC-link design voltage, 
the effective switching frequency /S, and the acceptable current ripple M, in the 
inverter output current. The forth factor to consider is the RMS value of the highest 
frequency current component that the APF must output. The latter enables to design 
for the worst case scenario, i.e., the induct r to be chosen must be able to track up to 
and including the 25th harmonic at the desired RMS value with the available DC link 
voltage. Equation 3.11 [53] relates the DC link voltage and the inductor value to the 
highest frequency current component, Ih: 
(3.11 ) 
Ih is the RMS value of the harmonic current of order n. Vs is the rms line voltage, Udc 
is the available DC link voltage, Lh is the main inductance and is the fundamental 
frequency. It should be apparent from equation 3.11 that the link inductance Lh, and 
the DC link voltage Udc predominantly determine the value of Ih. The inductor value 












Once a satisfactory inductance value has been determined, it is necessary to determine 
what the resulting current ripple will be at the desired inverter switching frequency, Is. 
Equation 3.13 [53] gives the peak-to-peak ripple of the output current if, of the 
inverter given the inductor value obtained using equation 3.12. 
(3.13) 
If the current ripple is too large i.e., > 1Ap-p, the ripple can be cured by incorporating 
an LC filter between the output of the inverter and the grid. The filter can be a 
damped second order system R-Lf-Cf. The equivalent filter circuit is shown in figure 
3-9. The purpose of the filter is to provide good suppression of switching noise and 










~ Active Filter 
1 
Rs 
Figure 3-9 Equivalent circuit of Grid-APF interface [53] 
The overall transfer function from the grid voltage, e and the active filter voltage u, to 
the line current i; flowing through the filter is given by: 
(3.14) 
Equation 3.14 is used in Matlab Simulink to design the filter shown in figure 3-9 to 











3.4.2 Design of DC-Bus capacitor 
A small capacitor is ideal for yielding fast response to follow the rapidly varying 
compensation current. However, a larger capacitor results in slower response time 
thus delaying the PI control action. Therefore, a balance has to be striked between 
adequate capacitor size versus good dynamic performance. The DC bus capacitor 
value can be estimated using equation 3.15, according to [16]. The value of the DC 
bus capacitor is dependant on the magnitude and frequency of the source voltage, the 
set DC-bus voltage and the desired minimum ripple in the DC-bus, thus: 
-J2vs ·lllL . ~ 
Cdc> 2 
- I (ll VCdc ) 2 - (VCdcref ) 2 I 
(3.15) 
Where: Vs, is the RMS value of the source voltage. 
ML, is the peak RMS value of the harmonic load current. 
T, is the period of the source voltage and, 











4. Simulation of the shunt APF 
4.1 Introduction 
Due to the complexity of modern power electronics systems, computer simulations is 
an indispensable tool to analyse circuits which are otherwise too complex to do with 
hand calculations. This chapter is dedicated to the Orcad Pspice™ verification of the 
single phase shunt APF topology. To begin with, Orcad Pspice™ simulations of 
subsystems and then of the overall system is developed. The simulation mainly 
focuses on the time-domain response analysis. The simulation models are discussed 
part by part starting with the modelling of the entire circuit followed by a detailed 
discussion of all the subsystems. 
Simulation was used extensively in the development of the single phase shunt APF. 
Firstly, the model was built on simulation using the available components from 
PSpice library. However, when the project evolved to building stage, it was 
discovered that while the prototype worked well in simulation, most of the parts were 
not practically available. Thus the simulation was changed several times in order to 
ensure that optimal performance is reached whilst ensuring that the components used 
in the design are available on the market. Thus a compromise between performance, 
cost and availability of components was borne in mind in order to produce the final 











4.2 System modelling in Orcad " Spice 
11K ~mnpld" simuiatil>n of The ~ingk·ph~s~ 240V HMS .. 'iOH~. ~1)(lVA ilctive fi lTer of 
current injection type is depicted in figure 4·1. It consists of the power distribution 
~ystcm. nOn· lillCJr load, ~hunl APF and ils ovcrJll conlrol syst('m_ The simulation 
lixed·stcp ,i/.c was chosen to b~ Olle mlcro,scc'Olld_ Generally. the smalkr the 
~imulation step size. the more accurate the simLllation results will be. However. this 
also results in longer simulation lime. 
f"O " h.OO j Y - . . _ -_._-------_ .. 
Hgnr. 4·1 Compl.!. ,inlnlalioo mod.l of APi' 
Thc main hloch which will k discLls~~d in delai l ilr~ th~ pow"," distrihution ~y~t<'l1l 
and the AI'F. fhe distribLltion syste!n consists of the source and the 110n·lil1e~r load. 
An inductance of 2.2mH is deliberately placed between the sourec and the load in 
ordcr 10 increase thc SourCC impedancc 111 order to sLlpprcss high Ii-c'luellcy 
hannonic~. fh" APF consists of the 'H~nnllnic C~lculiltor', th" controller which 











4.2.1 Distribution System 
The power distribution system consists of the source voltage, the reactive elements 
and the non-linear load. The source considered in the simulation is a 240Vrms, 50 Hz 
sinusoidal single phase AC voltage source. The distribution voltage Vs, is generated by 
the Orcad PSpice 'sources' library. The utility supply voltage is modelled as a 
sinusoidal voltage source in series with an inductance which simulates the source 
internal impedance. The purpose of the inductor is also to increase the source 
impedance to suppress flow of high frequency harmonics. 
The values that were selected to simulate the series inductance that is present between 
the source and the load was chosen to be: 
Ls=2.2mH 
Rs = 0.2 n (4.1) 
4.2.2 Non-linear load rectifier 
Figure 4-2 shows the detail of the non-linear load block which is represented by a 
single phase full bridge converter. The converter was constructed using MR860 high 
power diodes from Motorola obtained from PSpice Orcad 'semiconductors' library, 
(see data sheet in appendix A). The AC-DC rectifier is driving an 118W resistive 
load, IlL. A DC smoothing capacitor, Cd is installed to reduce the ripple on the DC 
side of the rectifier. The passive component values selected for the simulation model 
are given by: 
Cd = 470uF 
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4.3 Shunt Acth'e Filter (APr) 
The APF consists of the 'H~nnonic Calcul~tor·. The 'DC bus re".'ulator· and the 
'inverter comrol voltagc block' which implcmcllls fecd-forward cOll\mi. Each ofthesc 
bloch has b~~n dis~u.%ed in delai l in lhe previou., chapler. However. lhe compon~nlS 
lhat make up lhe blocks will be discussed (x,low, 
4.3.1 Llctails of J larnlOuic Calculator Block 
The hmmonic calcul~tor block implements the sine muitiplicJtion theorem disellss~xl 
previously, The details oflhe "H;lllllonk Calculator" block are shown in figure 4-3, It 
consists of t\\'o low pass filters (LPF) which arc tun~d at 50Hz. Th~ ou(plll~ or the 
LPFs are then red to the ill\~b'Tato", made up u~ing the "LF4 11" op-amps. Th~ LF411 
op-amp was chosen hec;luse of it, ide~1 high speed perionnance and l ~rge bandwidth. 
(see datasheet in appendix A). The LF411has a large gain bandwidth of3 lvlH/. which 












The cheaper LM741 op-amp was tried in the place of the LF411 in an attempt to 
alleviate cost. However, its performance yielded a highly distorted output. The output 
of the integrator is fed into an analogue multiplier and then multiplied with the unit 
sine-wave in order to reconstruct the fundamental active and "non real" components 
of the input current. The result of the integrators is then subtracted from to the original 











4.3.2 O{'fails of 0<: bus r{'J;!ulafor block 
The invertcr', DC blts ,'.ontwl\cr ~Iw"'n in figun; 4-4 is ~n ~nal"g lt~ proportiol1;l l 
integral (PI) c<)ntTolkr. Its purpo,c i~ to maml~in ~ ~tcudy capudr<w DC volt;lge. The 
DC v<llue is sci to ,'/2 ~ Va<; which is approximately JfiO VDC. TIlc actuul \oltug<: 
PI contrnlkr. Th~ Pt Clll1trolkr prO[Xln ional ;111,1 integral gain v<llues were cho~en to 
1= 10 
>--
I'i~urr 4-4 .'\nalog~c DC-Uu. I't routrollrr 
The output of thc PI controller is the capacitor charge current Ie. The output is 
mllltl plicd by ~n in -ph",,~ un if rdhenc~ sin~ w~vc, >in (wf). obfuin~d by I'LL. The 
sin~ w~\'~ is in pilu>c with fh~ sc>urc~ voltag~ fo <:115Ure thaf renl power is drawn from 
the grid in order to charge fhe capacitor. This block Cll.5ures that the cap&..'itor remains 
charged at apprmimatc1y 3fiOV DC - slightly higher th~n tile s"'.-c~ voltage. Ihi > i5 










-1 .:\.3 I)etails of Vo ltage Source InwrlH 
In the simul~tion of figurc 4-1. the VSI is Illl)delled as a vohage controlled w'ltn~e 
,eurc~ with ,muration behaviour, TIle inpul sl(k Le .. lhe DC capacitor side is 
modelled by impkm~nling pOWEr balan<.·e using th.., PSpk~ AR~ l block. (se~ 
glos~ary) The ARM block s~n,~s tit.: inwI1er output (UlT~nt . mu l tipl i ~s it by tit.: 
inv~11~r' s output \'e lt~gc and eli\'ides the product by th~ DC side capacitor voltage. 
Using tho p<l"CT balance principle, it i, eVl(lent th~t the rL';,;uh orlhis calculation will 
k the DC link c;lpacitor current The AR~l bk,,:k outpuls th i, <:urr~nt and fi:~'<.1~ it to 
lhe <:;Ip~<:itor norl~ as , hown in fi gu r~ 4-5 . 
j' 
-~ <'-':%'"') 
Vod ~ '" - + '\O;~ I "')) ~ ' "') I-I" .,,, .'0,," 
1~ "' 
~ ~ 
Figure 4_~ nNail ofYSI nH}dol 
Th~ design of the DC-hus ..:apaeitor was co\'~red in th~ previous <:hapler, j Icr~. a DC 
capacitor valuc was <:alcu latcd based on e'luation 3.1 4. The aclual value of the DC-










-I.J...\ Olllp,,1 low pass mler illlJ uc liw and callacitivoc comllOllocnt. 
lhe selection of the AC hnk l11dudanee and the capacItor values directly affects tlie 
p..""Tforrnance pf tli~ a~ti\"~ power fi1t~r f>t'rI('rm~n~e. The m~tlio<l of sdt"<.-iing the 
components of the output ti ltcr components i.c .. L-C is obtai~ed by utilising the 
theory outlined in section 3.5.1 above. 'lbe linear cle~trical eircliit of the L-C 
components is modci led is simubtrd in l\hllab 111 order to aTltilyse its stcady-state 
operat ion and to anal )'S~ lh ~ ad.ual frl·<.juen~y responl<e ot'th~ OIltpLlt filter, n r~btion 
10 th~ grid ,!Od tbc invert cr. rhe invelle, is modelled by a controlled current source 
producing a noise at I (1 kHz which represents the invellcr switching frequency . 
An~lvsis or steadv-st~U' operation Of a Imear electrical ctrcuit 
---,-,--D . ,-" . 
.c .,. 
:!\,0)V 'of tf\ 
~"" Hz T :-.u,---- 1'---- -I Volt. , . 
,oe, ... """~." 
00 
Oo. b" "'''" h ... "" . ",," 
Ltilizing equation 3. 11 -3.)3, the inductor value is 1.6mH, and 2kHz is selccted as thc 
Mtural frequency to, of the filter. This allows the active filter to compensate currents 
up to tlie 25,h liamlonic. while pro,,;ding good attenuation of the PWM tj-~<.ju~n<'-:i at 
IOkHz_ lhus. the following values were obtained: 
Lf - I.6mH 










Figur~ 4-7 il l ustrut~s th~ effi::ct of 1 h~ output tiJt~r. '['he cur"e r~pr~s~nts th~ curr~l1t 
Ihrough Ih" lJlaw wd"danL~ Ln, at Ih" ,witchl!lg Ii-eq "ency "r I OkH/ .. Th", a, _Iwwn 
in figure 4-7, th~ ~\I'itc hl!\g frequen cy hannonics ar~ \I'd I suprre~sed with out visihl y 
aff~cting tJ1~ d~sired bandwidth, 
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..\.3.5 Inve rter ~"ntrol .. ()ltage hlQck (feed-forward cuntrol) 
The l1l~L'11~r c"Ontro l vpl l<lg~ block im plements feed-fonNurd control which w~s 
di sCllss~d in tbe previous chapter. J t ~ceepts th~ Nllpul of the h~nnonie e~kulat()r. It", 
ami outputs the lll~crter rek'rL...,,~e voltage. v,,,. The output voltage i, c'ukulatcd hy 
implcmcntlllg c'lualion .1.12. (without til<; fe~dbac k gain). This voltage is ,t"nl tp the 
rWM mo<luk to produc~ the switching pulses for switching the ill',erter IGBTs. The 
swi tching pulses m~ke it possihle for the lllvL'11er 10 rcprodu~c the desired rct"erence 
'"ollage V"'f, ~t the inverter output tenninuls whi~h r~sulls in the 1I0w of the rd"r~nc~ 




t"i~ur. 4_ft lm'e rte r control, olt.;:e block 
The ~ireUlt in figllre 4-8 impkm~nts t;qllatil>l1 3.12 using an<llob'Ue components. As 
c<ln b ~ se~n in flgllfe 4-::;. the physic~1 differentiator simulates the "oltage drop across 
the inductor . The differentiator is impkmented nsing the LF411 Ie. The diftCrent, alnr 
h~s a gain equal to the vulue of tl"" link induclor I .•. The gain of 0.2 r~pre,~nt, th~ 
voll<lg~ dmp ucros , the inductor resistance: R. Vac is added \0 the output rep resenting 










implemented in the TMS320LF2407 digital signal processor in the laboratory set-up 











5. Hardware Description 
5.1 Introduction 
In this chapter the hardware implementation of the 500 VA experimental prototype of 
the single phase shunt APF is presented. The system parameters used in hardware are 
kept very much the same as the parameters used in simulation. Firstly, the general 
laboratory set-up of the prototype will be discussed. This will be followed by the 
description of each building block of the prototype. Finally, the control system, which 
involves the use of a TMS320LF2407 digital signal processor (DSP) from Texas 











5.2 General description of experimental set-up 
An overall diagram of the experimental set-up is shown in figure 5-1. Figure 5-2 
shows the actual photo of the experiment in VCT's machines laboratory. The 
experimental prototype is supplied from a 240Vrms, 50 Hz distribution source 
coupled through an isolation transformer with ratio of 1: 1. The full bridge diode 
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Figure 5-1 Block diagram of practical APF 
The non-linear load is supplied by the source in order to generate non-linear current to 
be compensated by the APF. The diode rectifier load used is a purely resistive bank: 
made from heater elements. 
The APF is constructed using a full-bridge voltage source inverter (VSI), and a DC 
bus capacitor. The APF is connected in parallel with the non-linear load being 
compensated. One of the major components to be constructed in the practical APF is 
the inverter output low pass filter which is formed by the link inductor and the 











switching frequency of up to 10kHz generated by inverter switching action. The 
values of the inductor and capacitor (LC) of the low pass filter were chosen in such a 
way that the cut-off frequency is 2.5 kHz. This will ensure that the switching noise is 
filtered out without filtering out vital harmonic components to be injected by the APF. 
This means that the APF can compensate for load harmonics up to the 25th harmonic. 
(Note that all the other components used in the construction of the prototype are the 
same as those used in the simulation and the reason for choosing their values were 
discussed in the previous chapter). 
To prove the effectiveness of the APF, the experimental results were taken without 
the capacitor's DC bus voltage PI controller; instead an AC supply ranging from 0 to 
360 V AC is supplied via a variable transformer. The AC supply is connected through 
the AC-DC rectifier and supplied to the inverter. 
The heart of the overall control system is the TMS320LF2407a DSP board which 
implements feed-forward control and PWM. The DSP is programmed to realize the 
switching signals of the VSI. It implements feed-forward control by accepting the 
reference current rich in harmonics which is calculated by the external analogue 
circuit. It also accepts the AC voltage measurement from the voltage transducer and 
computes the inverter's reference voltage. The voltage will ensure that the reference 
current is flowing through the link inductor, Lf. Finally, the DSP implements PWM in 
order to produce gating signals for inverter switching. The DSP is programmed in 
C++ code which can be found in appendix B. The DSP is linked to a laptop through 
an RS232 interface. Programming in C++ code is done using the dedicated MLT 
Drives DSP interface program version 2.07 compiler and linker. The executable 











tor r~al tiwe execllti"'L TI,e signals fed into the OSI' ,I[C S<lmplcd by the oll-hnard 
anaingue-lo-digit" I ~onvertcr (A DC). <Uld pa~scd ('Ill<) th~ DSr I,n further pro,c8sing, 
::;;.3 Experim ental Protot~' pc I;on strlll;tion 
rh is seetioll ~>.pl nill~ th ~ LOIl:;tnlCtion of the eXI><.'Tlm~nlal prolotyp~ 111 stcp~ 
de~cribillg eH~h "" mit used, Figure 5-2 shu,,,s the actual exp~rim~ntal s~t-llP of the 
protolype. The prototyr~ ~onsists of the VSI wiLh. DC hus wade up Irom ,111 AC Il' DC 
recli li~r supplk"(1 through an isola lion translonller and v<lfi,,~ to V;II)' the DC bu~ 
voit<Jge beh'·cCll () to 360V 1lC. The IJC-hus ~"pacitor. rectifier lond. TMS320LF2407 
OSP, current and \'olt;lgc lrilnsduLers ;lIld the passive LPF. The power distribution 
~ystcm 1 S repr~'Sentcd by a full-bridge rcctili~'T sllpplying ;1 hall k or rcsistor~ ~onnectcd 
in p,]f;llId adding up in 250 ohms ~nd supplied from a normal wall plug, Th~ 
prototype pammel~rs ~re t<Jhuiatcd in Table 5.1 helow, The \'alues ami paramct~,,-s of 

















,"Ou' , 400\IDC 
5.3.1 l\on·lineu lond 
lbc non· linear load is used in the experimental prototype is a single·phasc full hridgc 
di()d" r"Cllr' ~L Th" lype or diode used in lhe cnnslruc li(\11 01' the mdifier i~ lh" 
~fl;R860 diode fi"om Motorola, which i~ capable or handling 60;\ at 800 Vnns (~~"e 
datashect in ap pendix A). The DC smoolhing capaci tor is a high perfonnancc, 
d"dml ylic long 1 it-" capaCi l(\L Th~ capaci lor has low "'luivalenl r"~i~ lanc,, (ES R) nnd 
low equivalent sl'ries induc\Hncc (tSl). The rectifier is built on veri·bo~[d as shOlvn 
ill liguf" 5·3. No heat· sinh ",,,re u~ed as (\n);. a small amount or h"ill (2kW) i, 
dissi pat~1. 










5.3.2 Shunt active power tiller 
The shullt APF consisls or the analogue h~Jmonic c~lcu l :uor. the voltage 'Our~e 
invcrter (\'SI). an interfacing LPF and control system This suhsedion briefly 
des<:ribes the constl1lction of sub-systems nl'the Shullt A PF. 
5.3.2.1 lIarmonic Calculator 
The analogue hannonic calculator ,,'as built on il printed circuit ooJrd (PCB) and on 
perforated vcri-boanl The PCB was designed on TraxMakcr™ which is a track 
dcsign package in a simulation packagc ~a lled Cir~ul t ~1akeL The tra~k design is 
shown in appendix C. Thc actual compldeJ ~ir~uits were housed in il non-conductive 
b<.lX as depicted ill figure 5-4. All the ~ompollellts used are the same as the ones uscli 
in the simulation anJ the "i r~uit diagrams can be founli in appendi~ C. Th" only 
aJditional "ir~uits thm had to be ~onstm:;ted were the multi pl iers which were 
implemented using th~ AD633 integrJted "ir~uits (see datasheet in Jppendix A). Thc 
PLL to produ~e the sine and <:osine templates were constructcJ ti-om the sllle lcmplate 
ohtmned Irom the s\\urce voltage measuremelll transdu~er. The sine templ ~te was thcn 
differentiated with an analogue integrJtor in order to produce the cosine temp13tc 
SUllllllcr, were also ~onstmded us ing normal 741 operational amplifidS. 










53.2.2 Voltage Source Inyerkr (VSf) 
Recalilhat Ihe voitag!.' S('llr"~ lnVertl'r l ~ ;l lX'wt"r elenmnics devi~ .. ' lhal conn.,-t,> DC 
voltage inl(l AC voltage, '[ he pirlure oflhe aelUal l ll\~rt~r u Sl~1 in Ihe I:ob is shown 11\ 
[jgur~ 5·5_ It s Oll tP llt freqll ~nC)'- anu ,olta!)!.' ~all he v,uied hy vary ing the [\"Iing puls~, 
or lhe IGBTs. The PWM kdllliqlW lS u\~d to produce the ft ri ng pul,e~ for lh~ IGR [ 
sw i tch~s. This technique wa, explain!;l(1 in detail in chapter 2. The peak value of Ihe 
output vollage al lh~ lundam~ntal frequency of 50Hz [rom [he in\'erl~"- is given by the 
follow ing fomlUia [12]. 
where: 
Villr = m"Vd 
4 




Mu lS lh~ nllld llialion index ",.,hich can he \'ari ed hetween 0 101 lIsing a polCl1110rneler. 
The potentiometer is conn~<:l~d Vla an AlX- into the DSP in o ru~r 10 Vill)' the 
<l1l1plllUde of Ih~ (lulput inverter '-oltag~ as sho"n in l'(jualion ~ _ l , An inverter 
,'olllpri,es "fjwo mam pmts, ",.,hieh arc: 
• ['he swilclung d~vi~~s (Inlt.'T11aj Gate l3 i ro l ~r '[ r:lIlsislor'l and , 
• thedriv~rTl1"c1uks 
Orivo< 










IGBTs are good for DC voltages greater than 100V DC but suffer from low efficiency 
due to high volt drop (e.g.2-3 V), for voltages greater than 100V DC. The IGBTs used 
in the inverter depicted above are the SKM50GB063D from Semikron. The 
SKM50GB063D IGBT package contains two IGBTs forming one leg of the inverter. 
The driver modules are also from Semikron drivers. They are a special type of driver 
package called SKHI22B to run the dual IGBT package. These drivers have numerous 
protection schemes to protect both the IGBTs and the preceding control circuit. Data 











5.3.2.3 !.ink inductor 
Tne link indudor which also forms part of the in;'erter output LPF is an lmportant 
~omponent in the APF construction. Tne value of til.: inductor u>ed is 1.6ml!. This 
device provides isolation between the output of the \'oltage souree inverter and the 
power system where the API' is connc;;tcd. l1lc inductance allows the output orthe 
act;".: filt':f to look likc a current source to the power system 
Fig"" 5-7 t.6no II link jJld'o<[ur 
The value of t .6mH was chosen in order to: 
• 
• 
Ensure that a maximum diidt can b.: achieved by the filter and, 
to .:nsure adequate isolation Irpm the power system and protection /Tom 
trall\icnt disturbances 
(Pl~ase abo refer to the pre\'ious ~hapter. s.:~tion 4.3.4 to set: how the value of 











!'or power \'oltJge and CWTcnt IJlCilsllrcrt1~nls_ il Slmple voltJge divider could be l1s\Xl 
in nrdcr In nhlalTl il M:Jkd dowll v~rsion of ~"y. J 140 V I\C high vollag~ supply I,'r 
JIJl<:r(1-prnceSSll1g. Althougll this method is simple. tlKTe an:: Iwo potCl,ti,,1 dnl\vbil"h_ 
l-he m~,l&ur~mellt of higll voltage CJUses the wi re-wound resistors to heJt-up c~using 
it to devi~tc frnm liS nomillill \'al u~_llot;; s~cond import"m drawi>ack is that therc is nn 
dcelrical lS(,luli()]l hdw~ell the high voltage grol1nd ~nd thc cieetrOllies circuilry 
Thl)S . o<:"urren':e oftrJnsicllts on Ihe high vollugc side: sUl-h JS spikes, noise ~tl'.. will 
be diredly transmitted to the sensitive !(1w-p'nVL'T L)r", its. rh~ pr;l~tic,,1 solution WJS 
to impicmc1l1 H~ll-Efkct I.H,-I \'o ltJge and ~urrcnt tr.lllsdl1ccrs_ TIIC practl cul 
~'{)]lstrudi(ln of the tr;l11 sdu<:~r cir~H i ts is shown in ligure 5-g_ FOT I .EM (btJ-~hed" 
p le~sc refcr to appcndix 1\_ 










5.5 T!\l S320U'24U7 DSP board 
'I he DSP ooard is us~d m Ih is w<.>rX to imp l ~"lnCt1t cOnif0l action and to produce the 
pulse, reyuircd 10 ~ont rol the VS[ using P\VM. Al l conlrol ""lions and ~"ku l at iol1s 
arc perl,->rnled m it in ["al tim". The DSP used lS part of the n,TS320LF2·107 El1 ni ly 
from TC'<15 I nstrtm\t"nt ~ and is shown plduriJ lly ill fi gur~ 5-'! bdow. Th~ ooard Can 
be programmed m hoth assembly language or in e++. For llll ~ proJ"cl it was 
programmed in C f+ . In comparison to hanlwlfed COmjl(ll-.eT1t dn:uits. using 11 OS!' 
has the liJllowing advantag,,~: 
• Fast r~sprm,e. re~ulting in higher pcrfOlmancc. 
• incr"asc'(\ reliahility. 
• Flexibihty of ",mtrol i.~" to upgralk or modify control algorithm~. 
• Cost:; less to implement. 










5.5.1 Features of TMS320LF2407 DSP 
• 16-bit fixed point DSP running at 20MHZ. 
• 32-bit registers to store real time data. 
• Two hardware shifters to scale numbers independently of the CPU. 
• Operates at only 3.3V, therefore low power consumption. 
• Able to perform 20 million instructions per second (50 ns per instruction). 











5.6 Software development of the TMS320LF2407 DSP 
This section describes the programme that implements the control algorithm executed 
by the DSP. The full code can be found in appendix B. The DSP is equipped with an 
analogue to digital converter (ADC). The ADC is used to instantaneously measure 
three input signals - two voltage signals and one current signal from the voltage and 
current transducers respectively. The DSP uses these measurements to calculate four 
PWM pulses after implementing feed-forward control. The second analogue voltage 
signal is a 0 to 2.8V DC signal which is adjusted by a potentiometer in order to vary 
the modulation index. This is used to vary the amplitude of the AC sine wave of the 
inverter output to ensure that the inverter output is kept slightly higher than the grid 
voltage. 
5.6.1 Programme structure 
The programme structure is based on the sampling cycle of the general purpose timer 
(GPTl) of the DSP. The timer provides the time base required for PWM generation, 
ADC sampling and coordinates all other control loops. In this programme, the 
frequency of Timer 1 is set to 10kHz which gives a period of 100 micro-seconds. The 
timer operates in continuous up/down counting mode. Interrupt mask registers IMR 
and EVIMRA are configured to allow Timer 1 to generate an interrupt on underflow, 
i.e., when Timer 1 value is zero. 
5.6.1.1 Main program chart 
The flow chart of the main program is shown in figure 5-6. The task of the program is 
to initialize all variables, to enable desirable registers and interrupts and to mask 
unused interrupts. When this has been done, timer 1 is then enabled. This program is a 












Two interrupts named INT2 and INT6 which occur on different interrupt levels have 
been defined. When the CPU is interrupted, the background operation of the main 
program is stopped and the interrupt level is determined. A context save of important 




Figure 5-10 Initialisation routine flow-chart 
5.6.1.3 INT2 Interrupt service routine 
INT2 is the program that reads all the ADCs and carries out all control loops. The 
source of this interrupt is Timer 1 underflow. This program is listed in appendix B. 
The code begins by the ADC reading the current values from the analogue harmonics 
calculator and the source voltage. The source voltage is also sampled and read by the 
ADC. It then calculates the real values of these signals. The sampled signals are then 
reverse calculated to produce their real values (i.e., before passing through the 
voltage/current transducers and the DSP's interface board). The algorithm for 
implementing feed-forward control is then executed which results in the reference 
voltage, Vref. The flow chart of this routine is illustrated in figure 5-11 below. The 











the inverter. The pulses produced by the DSP have peak amplitude of 5V. However, 
the IGBT drivers can only accept voltage between 15V and 30V. Therefore, a level 
shifter is installed between the DSP and the driver which shifts the DSP output 
voltage from 5V to 15V. 
I Enable Inurrupt I~Cl\eturn ~ 
Figure 5-11 Flow diagram of INT2 service 
It should be noted that some of the results that will be shown in the next chapter were 
obtained from the 8-bit DAC which is also used for debugging the code. The actual 











6. Simulation and Hardware Results and Analysis 
6.1 Introduction 
In chapter 4, the Orcad Pspice simulation of the APF was discussed. This was 
followed by the description of the hardware for the prototype construction. In this 
chapter, the experimental results will be presented and analysed with reference to the 
simulation, in other words; the results of the laboratory prototype will be assessed 
using the simulation results as the benchmark. The practical experiment 
measurements were taken using the oscilloscope from Agilent Technologies. It also 
became necessary to make use of the QualiStar power quality analyser from Chauvin 
Amoux to perform power quality analysis. 
To begin with, the results of the system will be shown before compensation. This will 
be followed by the depiction of results after the active filter is connected to the 
distribution system via an isolation breaker. The overall effect on the power 
distribution system, (also referred to as the grid), under the compensation of the shunt 
APF will be shown. Special emphasis is placed on the discrepancies between the 
simulation results and the experimental results. Finally, analysis of the total harmonic 











6.2 Rcsulls before compensation 
Figure 6-1 show, the resultant wa\efOmlS when a single-phase 500VA full-bridge 
diode recti fier with a 250 ohm resi stiv~ loau is apphed to the di,tribution syst~m. The 
wavefonns eom~ from th" simulation circuit in fi gure 4- 1 without compensation. As 
shown, the r",tLlting ,ouree current i, d i ston~d resulting in poor power raetor. The 
total ham1()ni~ dist(\J1ion of the source current is 42~--;,. 
Figure ~ · I Simulation - ,o"r« ,'olt'g< UQ so un'. <urre"l "., ero cm, with"ut. comp<n'otion 
Th" pnl~tkal experiment SOUrCe voltage and source current wavefi)lTIls with similar 
op~Tating conditions arc sl)(1wn m figure 6-2. It ~aIl be seen that the e>;:p~Tim~ntal 
r~sults arC in close agreement with the simulation resu lts shown in figurc 6-1, The'e 
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After the APf circui t wa.' set "P. the next step is to conned th~ i nverl.~r to the grid. 
l3efore the invert~r Can be cOimected to the power uistrib"tion system it has to be 
S)lICbT()n\seU. Le., the phase, frequ~ncy anu anlplitude of the inverter output vo ltage 
must match with that orth~ griu voltage. nlis is accomplished by lIsing an isolation 
breaker between the invener output and thc griu. Th~ two volt~lgc.' (m either siue of 
the breaker are measured and displayed (m th~ oscillosoope ~IS shown ill figure 6-3. 
The grid voltllge is adjusted by means of~1 vari~K up to about YO\, RMS. Then the DC 
bus voltage is aujusteu until the inl'erter output voltage is or Sam~ amplitude <1.-' the 
grid voltage. The inverter iso lation breaker is th~n dos~d en~lbJing th~ inverter to be 
cOllneet~d to th~ grid. It should be noted that t h~ loau ang le between (he inverter 
output voltage and th~ grid i.e.,(J 1/.as kc pt constant to prevent real lX)wer flo1/. . This 











Th~rd; \W lhn~ is no pM,i]'i Ii \y " r Ihe DC hu, capacitor \'() Ilagl" dcerea,ing sudtknly_ 
U'ote thJI " PI rcgn lal0r is nOI employed in order to vary the load angle hctwOCCIl Ihe 
imcrlcr oUlpul ,, \llag~ anJ grid ""Hage t(\ "<-~Id or rccci\c rower Ii" Ihc rurp"s~ of 
kccping Ille ,"o ltage ~cro~s lh<' capa"ilOr ct)n~tanl In this cu~e_ con'l,m! DC 'OLHc"C l' 
~pp li ed 'lno~s tile LlC c:'p,'ldwr), 
AgilemT.chnDlclli .. ----. SAT JAN IS 174225 20IC 
Figure 0-..\ (il-Tich the SlllLIC~ voHage ami imulcr (lutput \'() I lag~ at\~r 
~yn~hronisalion, The la1t~r is read from lh~ DSP', R-bi ! DAC. As shown in iigurc 6-..\: 
the in,"en~'r oulpul \'olruge carries lhe cOlll t "'n~ution cUITent If which is rich III 




















6.3 Sine-Cosin e generation (PLL) for control circuit 
Figure 6-5 shows Ihe simulated source voltagc and phasc-lock loop (PLL) gencratcd 
refcrcncc sin~ waves. {sin ('WI) and sin (wl-9()°)), R~calllhul PLL IS l1s~dlo g~nemle 
the rer~ren ~e compensation CU1Tent ij"i, The wa"domlS proou~ed mu>t be one unity 
8ine-wave ~yn~hronised to the sourcc \'oltage and a 90" phase shifted sine-wave. {sin 
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The PLL reference waves, (sin (wt) and sin (\\'t-90")) generated by the practical PLL 
is depicted in figw-e 0-0_ The pmelical PLL 'Was g~neraled by shifting a sample orth~ 




















6.4 t:ompcnsation Cllrr('nt refcrcoce estimation 
In this sect ion. th~ n.:wlts I"r th" .:-stimlltion of compensat ion reference cun"Cnt 3rc 
sll(""". n", rekr~lle~ <:ompensat ion current i~ gencratcd by thc circuit of ligure 4- -' in 
\h~ ,imulat iol1 Jl1d figure 5-4 in the l'fxlkaL Figur~ 6_7 ~ho" .. ,> lh~ ,imubk~l r<"ults 
of th~ APF's hann(lIlie c3k ulaL(1f lJ~in !; th" ,in'-' mulliph<:a\iOI1 theorem. '1 h.:-
compcnsalion cUTl'enl rd'~renc~ can be decomposed into actl\'e current, reactive 
n (Tl'<,nl and harmonic L"UITent or llOn-acti\'c current as shown in ligurc 6-7. 
! • 
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As ~an he ~t~l1 ill tigllw lJo7. thc act ivc load ClLrTL'11t ;1..[, i~ in pha;;e wlih the SOIlI(".t 
v,) ltagc "'. whi le the ")I<' n re"l" load Cl.lrT~nt ,'omponent it., bgs it .. hy Silt'. Recall lhat 
lh~ hanll"lll~ IOJd (IlHell! is obtained by ,imply suhtracting th~ h.m(hm~lljaJ active 
and re:lCth'c current compolklnts flllm Ihl' lOlal Il.ad elLrr~nt ,~, was ShOWll ill .'qu:,jion 
3.::;. Thc .,~p"rimc·nhl1 results or [li e rcl(,ren ~c; compellsation currcnt ;Jnf and the load 
l'UrTwt io. are ShOWll ill figl1re 6-::;. As CUll be secll. the cxpcnmenlal r~sults match 
'it!) wtll wlth the simulation resu lt s. The practica l results in this case a"~ m~asure<l 
from tbe output of the R-bit DAC or the n. 1 ~ I.F2-l0A DSi' 
Fi~lIr. b-8 PraClicat - .oJU p~n' " !ioll <ur~n l (lop) a"d ,ourco "I\I.,..'''! I bottom) 
Reca ll that thc theory of f~"d-rorward eonlrol assumes thilt the generatcd refcrcnce 
C lLrr~nt prnduc~J in th" prev iol.ls sampling period was successfully trucked by Ihe 
eontToller. Tlierefore, tlie com]X"nsation current to be produc~d in !h~ n.,~t cy~l ~ i.> 
known prior. Therefore, a corr~spond ing rel"nmc., voltage i;; produced which will 










reference \'olt~ge is produced using equatioll 3.15. Figure 6-9 depicts the referencc 
,,,It'lgt tho t i, ",orKtd out from tht n"ft rtnce CUlT<;nt whidl " thell added h\ tlK 
sample of the souree voltag.', .', to produce the inverter's rcl"'rCilce voltagc which 1"111 
rcsult ill th~ comp~lIsati oll CllITc'lIt,;J 110"'1[1); ilt the pee. The w3vd0nn of figure 6-9 
is read 1'1"01[1 the 0utput "fthe g·hi t OAC (\ f the T~lSLF2..j0A DSp, 
The ompllt eUITent, if of the inverter was measlired together with thc in\'erter output 
voltage, v;., dc'picttxl m figure 6·10. Thi8 i8 ailer the ApF IS connected to the gnd 
through the lillk induct0!'. .1\8 can bc 8een from figure 6· 10. the output eurrellt of the 
ill\cner, ;jrcsemblcs the refercncc current IfnI. The compcnsar i0n currcnt "a\'cf(lml 
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Fi~ur. 6_10 Pracli<"al • i .... rl~l- ".tpot ,,,'tage. n ,,- alld <ompt'n,alilln <urrt'lIl. if lill" ing lhrou gh 










6.5 Results - control scheme 
In (he previolls section, (he eurr~~11 ,,"mpollCnts oflhe compensa(ion ~urren( reference 
if"f, "cre ohlain~,,1. Thi, s~dion illusralcs th~ clTcc(lvenc>s of the f~~'d-fonvil[d 
""ll\r()ll er to track Ihe reference current. Th~ conlr,,1 objective is (0 ensure that the 
""l1lpensation currell\ if fol1,m· s the e,llmmed current reference iju/. 
Fi~\lro b-ll Silllula!ioJl - reier_lice alld M'F ""nll><'n,"'ion en ITcnt 
As shown in fisure 0- 11. (he coll\rollcr reilChes steady st"te a! 2mS Ailer 2mS (hc 
imu(cr oUlpul curr~nt, if (,hown ill purple in figure 1i-11) i, following ij~:rw'}' well. 











To further demonstrate the effectiveness of the controller, the waveform shown in 
figure 6-12 was put as a reference into the controller (reference is shown in yellow in 
figure 6-12). The inverter output current, ij (shown in purple in figure 6-12), still 
followed ijrej very well which proves the effectiveness of the control scheme. Note 
that the controller reaches steady-state after about 2mS mainly due to the large DC 











6.6 Results of APF shunt compensator 
Figure 6-13 shows the source voltage Vs, and source current is, waveforms before and 
after compensation. The shunt APF is introduced at the PCC via the isolation circuit 
breaker. The injected compensation current if forces the source current is to become 
sinusoidal. Figure 6-13 shows the case where the shunt APF is switched on at PCC 
after 300 milliseconds (to ensure that the APF is operating at steady state). When the 
current is injected; the source voltage Vs, remains invariant. However, the source 
current waveform becomes sinusoidal. This shows that the source is no longer 
supplying current harmonics to the load but that nearly 100% of the harmonics are 
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Figure 6-13 Simulation - APF switched on at 300mS 
Figure 6-14 further validates the effectiveness of the APF by demonstrating that the 
load current also remains invariant proving that the load still operates normally while 
the compensation current is injected, (compare these results with the ACCUSINE 











that there is virtually zero harmonics required from the source. The waveforms in 
figure 6-14 were recorded from lOOmS to 30OmS. 
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rhe e)(perimcnt~l result nf the b~s i" shunt APF cmnpellsatinn scheme is shown in 
jigUT~ h-IS. The AI'I ' (~ol~li on break er "':1> ei<.'sed after a few seconds to allow the 
DC-bus c~pacito r to charge up fully ~nd stabi lize. FlgUrc 6-15 indicaks th~t the 
r~sllltinf', S,)UrCe current is slllll soidal ,md ill phase with thc source vnlt~ge . The THD 
of the S(lUIT~ \'"II~g~ eh~ng<'d Ii-oil) ~.;' to h.6% This i~ dlle to the lc:1kagr of 
hannonic currents tlinJUgh the source impedance. However. on the other hand; the 
ITID of thc source current has impw'-ed from 42% tn 11 .5% ~s Can be seen m th~ 
resul ts ob tained using the power '-Juahty analys"," in fi gure 6-16. 
Hgur. 6_15 Pr"elicat _ .. onH',' "orren' "lid ,,,ur,,. ,,,hage "ft. , <"mp . n.ation 
As can be seen in fi gure 6-16 tbe "o lt~ge (gr~~n) and current (red) wavcfonns ~re in 
philse. This implies that the power fador has improved to nearly unity and the 
hallnonics h~vc becn virtually eliminated. As it was cxrJain~d abovc, du~ to the 
ahsence of th~ PI regulator in thc DC link, the OC-bus voltage hu, to be increased 
munuully in <.>rder to i)}Cre~sc the amplitude of the compensation current - thus 
improving the performance of the APF. However, fi)r practical reasons the DC-hus 
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6.7 Ilarmonic Distortion Analysis 
Th~ total hmmonic dist0l1ion (THD) is the most expedient indicator of the quality of 
AC wavefonns. [n this section, the Fast Fourier Transfonn (FFT) is used to anulyse 
the hamlOnic spectrum of the "ourc", current under di fferent eomp .. .,.,~ation wndition8_ 
Th",reuner, th", nt l) of both the simulation r~sult8 and exp~ri m"'~t~l r~sults is carried 
out. 
Th~ ~ p~drum of the soun;e current wi thout compens~ tion is shol'o'Tl in figure 6-1 7, 
From the spectral plot, it ca~ bt' se~~ that the Sf1urce current contains large amounts of 
humlOnic current component~ of trequenei~~ up to 1kHy_ HOl'o",ver. th", eurr~nt 
~omPOllent with the highest amplitude is the 3rd harmonic ( ISO lIz), 
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Fi~"r. b-t 7 SimulaTion - rrequen<) ,p.<lrllm ()[ ,o"rce <yrre,,1 "ilho"1 <omp''''"lioll 
Figure 6· 1 g shows th~ <:xp"rimentul results or the Sf1urce current and voltage hcforc 
compensation. The voltug'" WUVdOlll1 hu~ a modemt", THD of 5.2% wherea~ the 
current w~vdonll has ~ high THl) of 42%. rigure 6-1 9 shows the FFT of the source 
current frequency spcctmm. It can be noted that the odd hamlOnics (i. e, 150 Hz. 250 
HL. 350 Hz, 1kHz) of the experimental SI)UrC~ curr~nt spectrum hu~ larger 










or ~omron~l)t r'lnlJn cte r~ bdweo:t1 tho: sim\ll~tion model amI Ih" n pt:nmcntal 
prototype. I lowC\"" r, as "an be no t"d. th" lr..,nd ;, ''')]1", skn1. 
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Fig ure 6-~ O ~how" th~ frequcn~y ,p<!ctnun of Ih" soure" Gurn::nt under i d ~al 
~omp~n~tion wndi tions. 
SO.14H2 
Ah01 100.0 , 
50 
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max 180.0 X 






















\Vh~n comparing th~ fr~qu~ncy spcctrom of th~ SOlirce curr~nt in figur~ 6-1 7 with that 
of figure 6-20, it is evident that the source eUlTellt is effectively free of hllrmonies. 
This d~arly indicaks thaI the propos~u ~\)mp,-." sal ion sch~me works well without the 
in fl uenee of extCffi fll di8turhances and noi8e. 
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Fignrc 6---20 Speclrnm or ' UHrC< curre,,1 onder ideot <OI11l'eu' "tion condition, 
T1I!e 8pcctmm ofthe S01I1T~ current under non-ldeal conuitions IS sho" n in figure 6- ~ 1 
for the simulation res ~ lts film in figur~ 6·22 for the experimentll l re,ult8. It i8 clearly 
~ vident that the shunt APF succ«ssfully lillers the harmonic current components 
prol ife rated by th ~ mlll-l in~ar loau und~r sim ulation and in the practical laboratory 
prototype, 
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Ah01 100.0 x 1.3 A +000 ° 
max 100.0 X 
min 100.0 % THD 8.5 X 








Th" TI III ,illcul~ted up 10 the 25" hilrnlOnic for the SDl1 [CC cu rren! shown in figure b· 
17 to 6·22 are tablllat~d in iebic 6. 1. When comparing the two columns (If the resuits, 
it can be seen from the 13hlc that the THO ohtained from the experimental results l S in 
dos~ correlation with the ~imu1ation r~Slll ts _ 
['able 6 I ('O"'pul.d HID for the 'OUIW cunool 
T ~' pc or C"mp~n,ati"n Simulation I"e,ults 
I 
Experimental results 
Tlln 1%1 TlID [%[ 
W ithllut compensation 42.5 41.5 
- - ._---. 
Ideal ~ompensuti ()ll 2.5 NiA 
-
Shunt APF compensation 3.5 8.5 
The SOllrce current T llO is reduced from 42.5% to less than 5% in the simulation and 
from 41.5% to ~.5% in the practical. The THO of 3.5";' is an acceptable distortion 
level by all known ~ll~rgy rq;ulutory stumlurds in th~ world sll~h as the IEEE 











recommended harmonics limit imposed by IEEE Standard 519 [50] is not scrutinised 
further in this work but will however be discussed in the conclusions and 











7. Conclusions and Recommendations 
7.1 Conclusions 
This thesis has presented the development of an APF topology and its subsystems. 
This work began with the review of the previous research work and related literature 
in order to understand the background of the research area. Secondly, the theoretical 
analysis and design of the single phase shunt APF is outlined to give a theoretical 
background of the specific topology chosen. The theory governing the shunt APF 
topology is discussed with special emphasis given to the design of the sine-
multiplication theorem for calculating compensation current and feed-forward control 
for the control of compensation current. 
Computer aided simulations were carried out using both PSpice and Matlab/Simulink 
simulation packages. A 500V A laboratory prototype was then constructed and tested 
to prove the validity of the theory and the accuracy of the simulations. Lastly, in the 
previous chapter, the results obtained from the simulation and experimental prototype 
were compared and analysed with reference to the theory. The harmonic filtering 
performance of the APF topology is authenticated by a detailed THD analysis using 
the FFT. 
Therefore from the results obtained above the following can be concluded: 
• The practical did not perform in such a way as to cancel the harmonics to the 
satisfaction of the IEEE 519 standard. This is contrary to the simulation results 
which yielded an above-average THD of 3.5%. If the practical is compared to 
the simulation, the part that is missing in the practical is the PI controller in the 











related to the absence of this component which was omitted due to time 
constraints. The consequential effect of the absence of the DC-link controller 
is that the DC-link voltage had to be controlled manually which yielded sub-
standard performance. The inverter output voltage has to be kept at least "';2 
times higher than the source voltage for effective compensation. At the same 
time; to obtain a descent RMS value of compensation current, a high DC-link 
voltage is required. 
• When tested at low power, the APF performed reasonably well with the 
overall THD of 8.5%. This demonstrates that this topology has the potential to 
perform well with further turning and revision of components. 
• Feed-forward control is a relatively easy control strategy to implement on an 
APF. However, the major draw back is in implementing it successfully in 
practice. Furthermore, the requirement to estimate parameters in the control 
loop and the necessity to output a high voltage at the inverter output terminals-
to obtain descent performance - are major drawbacks of this scheme. 
• Overall, it can be said that this topology has the capability to compensate up to 
the 25th harmonic or 1.2 kHz due to the constraints of the LPF at the output. 
However, more improvement is required if performance comparable to the 
Group Schneider ACCUSINE APF is desired i.e., achieving compensation up 












Therefore, from the conclusions presented above the following is recommended: 
1. Implement entire APF in DSP. 
For practical implementation of the APF, the harmonic calculator 
implemented using the sine-multiplication theorem must be implemented 
in the DSP together with the controller. This will ensure that the APF is 
compact and easily assembled and installed. It will also remove the need 
for multiple analogue-to-digital conversions which results in loss of 
information. 
2. Replacement of current controller. 
Although feed-forward control is a practical and simple approach for 
injecting current via an inverter, it has proven to be the major cause for 
sub-standard performance especially in the practical. Therefore, it may be 
fine for compensating low order harmonics i.e., up to 1 kHz. However, for 
commercial implementation where in some cases it can be necessary to 
compensate up to the 50th harmonic, or more; it is recommended to 
incorporate a more suitable control strategy such as hysteresis band current 
regulators or PI control. 
3. Implementation of DC Bus voltage controller. 
Lastly, due to time constraint, the DC bus voltage controller was not 
implemented in this work. The capacitor voltage in the DC bus was 
supplied by a DC source instead of the DC bus capacitor. However, this 











increased. Therefore, the DC bus voltage controller is needed to avoid 
additional use of DC source, as it was shown in the simulation. 
Future research will focus on the improvement of the current controller, 
possibly leading to an implementation using hysteresis band current 
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Low Offset, Low Drift JFET Input Operational Amplifier 
General Description 
These devices are low cost, high speed, JFET input opera-
tional amplifiers with very low input offset voltage and guar-
anteed input offset voltage drift. They require low supply 
current yet maintain a large gain bandwidth product and fast 
slew rate. In addition, well matched high voltage JFET input 
devices provide very low input bias and offset currents. The 
LF411 is pin compatible with the standard LM741 allowing 
designers to immediately upgrade the overall performance of 
existing designs. 
These amplifiers may be used in applications such as high 
speed integrators, fast D/A converters, sample and hold 
circuits and many other circuits requiring low input offset 
voltage and drift, low input bias current, high input imped-






X indicates electrical grade 
V indicates temperature range 
"M" for military 
"C" for commercial 
Z indicates package type 
"HI! or "N" 
00565501 
BI-FET W" is a trademark of National Semiconductor Corporation. 
© 2004 National Semiconductor Corporation DS005655 
Features 
• Intemally trimmed offset voltage: 
• Input offset voltage drift: 
0.5 mV(max) 
10 IJvtC(max) 
• Low input bias current: 
• Low input noise current: 
• Wide gain bandwidth: 
• High slew rate: 
• Low supply current: 
• High input impedance: 
• Low total harmonic distortion: 
• Low 1 If noise comer: 
• Fast settling time to 0.01 %: 
Connection Diagrams 




Note: Pin 4 connected to case. 
Top View 
Order Number LF411ACH 
or LF411MH/883 (Note 11) 

















Order Number LF411ACN, LF411CN 







































Absolute Maximum Ratings (Note 1) 
If Military/Aerospace specified devices are required, 
please contact the National Semiconductor Sales Office/ 
Distributors for availability and specifications" 
LF411A LF411 
Supply Voltage ±22V ±lBV 
Differential Input Voltage ±3BV ±30V 
Input Voltage Range 
(Note 2) ±19V ±15V 
Output Short Circuit 
Duration Continuous Continuous 
H Package N Package 
Power Dissipation 
(Notes 3, 10) 670mW 670 mW 
DC Electrical Characteristics (Note 5) 
Symbol Parameter Conditions 
Vos Input Offset Voltage Rs=10 kil, T A=25"C 
/'NoslilT Average TC of Input Rs=10 kil (Note 6) 
Offset Voltage 
los Input Offset Current Vs=±15V Tj=25"C 
(Notes 5, 7) Tj=70"C 
Tj=125"C 
Is Input Bias Current Vs=±15V Tj=25"C 
(Notes 5, 7) Tj=70"C 
Tj=125"C 
RIN Input Resistance Tj=25"C 
AVOL Large Signal Voltage Vs=±15V, Vo=±10V, 
Gain RL =2k, T A=25"C 
Over Temperature 
Vo Output Voltage Swing Vs=±15V, RL=10k 
VCM Input Common-Mode 
Voltage Range 
CMRR Common-Mode Rs:510k 
Rejection Ratio 
PSRR Supply Voltage (Note B) 
Rejection Ratio 
Is Supply Current 
AC Electrical Characteristic (Note 5) 
Symbol Parameter Conditions 
SR Slew Rate Vs=±15V, TA=25"C 
GBW Gain-Bandwidth Product Vs=±15V, TA=25"C 
en Equivalent Input Noise Voltage TA=25"C, Rs=100n, 
f=l kHz 


































H Package N Package 
150"C 115"C 





(Note 4) (Note 4) 
-65"Csr A:5150"C -65"C:5T A:5150"C 
260"C 260"C 
Rating to be determined. 
LF411 Units 
Max Min Typ Max 
0.5 O.B 2.0 mV 
10 7 20 IJVI"C 
(Note 6) 
100 25 100 pA 
2 2 nA 
25 25 nA 
200 50 200 pA 
4 4 nA 
50 50 nA 
1012 n 
25 200 V/mV 
15 200 V/mV 
±12 ±13.5 V 
±11 +14.5 V 
-11.5 V 
70 100 dB 
70 100 dB 
2.B 1.B 3.4 mA 
LF411 Units 
Max Min Typ Max 
B 15 V/lJs 













AC Electrical Characteristic (Note 5) (Continued) 
Symbol Parameter 









Max Min Typ Max 
<0.02 % 
Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is 
functional, but do not guarantee specific performance limits. 
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage. 
Note 3: For operating at elevated temperature, these devices must be derated based on a thenmal resistance of ajA. 
Note 4: These devices are available in both the commercial temperature range O'C"'-A';?O'C and the military temperature range -55'C"'-A,,125·C. The 
temperature range is designated by the position just before the package type in the device number. A "CO indicates the commercial temperature range and an "M" 
indicates the military temperature range. The military temperature range is available in "H" package only. 
Note 5: Unless otherwise specified, the specifications apply over the full temperature range and for Vs=±20V for the LF411A and for Vs=±15V for the LF411. Vas, 
IB, and los are measured at VCM=O. 
Note 6: The LF411 A is 100% tested to this specification. The LF411 is sample tested to insure at least 90% of the units meet this specification. 
Note 7: The input bias currents are junction leakage currents which approximately double for every 10'C increase in the junction temperature, Tj. Due to limited 
production test time, the input bias currents measured are correlated to junction temperature. In nonmal operation the junction temperature rises above the ambient 
temperature as a result of intemal power dissipation, Po. Tj= TA+6jA PD where 6jA is the thenmal resistance from junction to ambient. Use of a heat sink is 
recommended if input bias current is to be kept to a minimum. 
Note 8: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice, lrom 
± 15V to ±5V for the LF411 and Irom ±20V to ±5V for the LF411 A. 
Note 9: RETS 411 X for LF411 MH and LF411 MJ military specifications. 
Note 10: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate 
outside guaranteed limits. 
Typical Performance Characteristics 
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Current Transducer LA 25-NP 
For the electronic measurement of currents: DC, AC, pulsed, 
mixed, with a galvanic isolation between the primary circuit 
(high power) and the secondary circuit (electronic circuit). 
CE: 
Electrical data 
Primary nominal r.m.s. current 
Primary current, measuring range 
Measuring resistance 
with ± 15 V @±25At max 
@±36At max 
ISN Secondary nominal r.m.s. current 
KN Conversion ratio 
Vc Supply voltage (± 5 %) 
Ie Current consumption 
Vd R.m.s. voltage for AC isolation test, 50 Hz, 1 mn 
Vb R.m.s. rated voltage 1), safe separation 
basic isolation 
Accuracy - Dynamic performance data 
Typical accuracy @ lPN' TA = 25DC 
Linearity 
25 At 
0 .. ±36 At 
~min ~max 
100 320 Q 
100 190 Q 
25 mA 
1-2-3-4-5 : 1000 
±15 














10 Offset current2) @ Ip = 0, TA = 25DC ± 0.05 ± 0.15 m A 
10M Residual current 3)@ Ip = 0, after an overload of 3 x IpN ± 0.05 ± 0.15 m A 
lOT Thermal drift of 10 ODC .. + 25DC ± 0.06 ± 0.25 m A 




Response time 4)@ 90 % oflPN 
di/dt accurately followed 
Frequency bandwidth (-1 dB) 
General data 
Ambient operating temperature 
Ambient storage temperature 
Primary resistance per turn @ TA = 25DC 
Secondary coil resistance @ TA = 70DC 
Isolation resistance @ 500 V, TA = 25DC 
Mass 
Standards 5) 
Notes: 1) Pollution class 2 
2) Measurement carried out after 15 mn functioning 
<1 
> 50 




0 .. + 70 DC 
- 25 .. + 85 DC 
< 1.25 mQ 
110 Q 
> 1500 MQ 
22 g 
EN 50178(97.10.01) 
3) The result of the coercive field of the magnetic circuit 
4) With a dildt of 100 A/lJs 
5) A list of corresponding tests is available. 
LEM Components 
• _a • · . _. · -_ .. · ..... -_  ,. 
IpN = 5-6-8-12-25 A 
Features 
• Closed loop (compensated) multi-
range current transducer using the 
Hall effect 
• Insulated plastic case recognized 
according to UL 94-VO. 
Advantages 
• Excellent accuracy 
• Very good linearity 
• Low temperature drift 
• Optimized response time 
• Wide frequency bandwidth 
• No insertion losses 
• High immunity to external 
interference 
• Current overload capability. 
Applications 
• AC variable speed drives and servo 
motor drives 
• Static converters for DC motor drives 
• Battery supplied applications 
• Uninterruptible Power Supplies 
(UPS) 
• Switched Mode Power Supplies 
(SMPS) 



















LEllfII ..... _ . 
CE 
· -- . · . -.  -_ .· ..... . -_ ... 
C::=:::::J---I- Model + SP N" 
=C::~--+- Oat. code 




Number Primary current Nominal T urn s 
ci priTary nominal maximum output cu rrent rat i 0 
t urn s IpN [A] Ip [A] ISN [rnA] KN 
1 25 36 25 1/1000 
2 12 18 24 2/1000 
3 8 12 24 3/1000 
4 6 9 24 4/1000 
5 5 7 25 5/1000 
Mechanical characteristics 
• General tolerance ±0.2 mm 
• Fastening & connection of primary 10 pins 0.7 xO.6 mm 
3 pins 01 mm • Fastening & connection of secondary 
• Recommended PCB hole 1.2 mm 
Right view Top view 
Connection 
Primary Primary insertion Recommended 
resistance inductance connections 
Rp [mQ] Lp [IJH] 




OUT 6 7 8 9 10 
5 4 3 2 1 IN 
1.1 0.09 ::c 
OUT 6 7 8 9 10 
5 4 3 2 1 IN 
2.5 0.21 ~\: 
OUT 6 7 8 9 10 
5 4 3 2 1 IN 
4.4 0.37 M\ 
OUT 6 7 8 9 10 
5 4 3 2 1 IN 
6.3 0.58 ~\\\ 
OUT 6 7 8 9 10 
Remarks 
• Is is positive when Ip flows from terminals 1, 2, 3, 4, 5 to 
terminals 10, 9, 8, 7, 6 
• This is a standard model. For different versions (supply 
voltages, turns ratios, unidirectional measurements ... ), 
please contact us. 










Voltage Transducer LV 20-P 
For the electronic measurement of voltages: DC, AC, pulsed ... , 
with a galvanic isolation between the primary circuit (high voltage) 
and the secondary circuit (electronic circuit). 
C€ 
Electrical data 
IpN Primary nominal r.m.s. current 
Ip Primary current, measuring range 
RM Measuring resistance 
with ± 12 V @ ± 10 mAmax 
@ ± 14 mAmax 
with ± 15 V @ ± 10 mAmax 
@ ± 14 mAmax 
ISN Secondary nominal r.m.s. current 
KN Conversion ratio 
Ve Supply voltage (± 5 %) 
10 

















Ie Current consumption 10(@±15V)+ls mA 
Vd R.m.s. voltage for AC isolation test1), 50 Hz, 1 mn 2.5 kV 
Accuracy - Dynamic performance data 
XG Overall Accuracy @ lPN' TA = 25°C @±12 .. 15V ± 1.1 % 
@± 15 V (± 5 %) ± 1.0 % 
£L Linearity <0.2 % 
Typ Max 
10 Offset current @ Ip = 0, TA = 25°C ±0.20 mA 
lOT Thermal drift of 10 O°C .. + 25°C ± 0.10 ± 0.30 mA 
+ 25°C .. + 70°C ± 0.14 ± 0.40 mA 
t, Response time 2)@90 % ofVpmax 40 I..IS 
General data 
TA Ambient operating temperature 0 .. + 70 °C 
Ts Ambient storage temperature - 25 .. + 85 °C 
Rp Primary coil resistance @ TA = 70°C 250 n 
Rs Secondary coil resistance @ TA = 70°C 110 n 
m Mass 22 g 
Standards 3) EN 50178 
Notes: 1) Between primary and secondary 
2) R1 = 25 kn (LIR constant, produced by the resistance and inductance 
of the primary circuit) 
3) A list of corresponding tests is available 
LEM Components 
· -- . • ••• · --~ .... .-_ ... 
10 rnA 
10 .. 500 V 
Features 
• Closed loop (compensated) voltage 
transducer using the Hall effect 
• Insulated plastic case recognized 
according to UL 94-VO 
• Optimized. 
Principle of use 
• For voltage measurements, a current 
proportional to the measured voltage 
must be passed through an external 
resistor R1 which is selected by the 
user and installed in series with the 
primary circuit of the transducer. 
Advantages 
• Excellent accuracy 
• Very good linearity 
• Low thermal drift 
• Low response time 
• High bandwidth 
• High immunity to external 
interference 
• Low disturbance in common mode. 
Applications 
• AC variable speed drives and servo 
motor drives 
• Static converters for DC motor drives 
• Battery supplied applications 
• Uninterruptible Power Supplies 
(UPS) 













r · _ .. · . _. · -_ .. · .... . -_ . 
Dimensions LV 20-P (in mm. 1 mm = 0.0394 inch) 





























• General tolerance 




± 0.2 mm 
2 pins 
0.635 x 0.635 mm 
• Fastening & connection of secondary 3 pins 0 1 mm 
• Recommended PCB hole 1.2 mm 


















M ) +~ \-
/ 
Standard 00 




Terminal + : supply voltage + 12 .. 15 V 
Terminal M : measure 








• Is is positive when Vp is applied on terminal +HT. 
• This is a standard model. For different versions (supply 
voltages, turns ratios, unidirectional measurements ... ), 
please contact us. 
Instructions for use of the voltage transducer model LV 20-P 
Primary resistor R, : the transducer's optimum accuracy is obtained at the nominal primary current. As much as possible, R, should be 
calculated so that the nominal voltage to be measured corresponds to a primary current of 10 mI\ . 
Example: Voltage to be measured V PN = 250 V a) R, = 25 kn 12.5 W, Ip = 10 mA Accuracy = ± 1 % of V PN (@ TA = + 25°C) 
b) R, =50kn/1.25 W,lp = 5mA Accuracy = ± 2 % ofVpN (@TA = + 25°C) 
Operating range (recommended) : taking into account the resistance of the primary windings (which must remain low compared to R, in order 
to keep thermal deviation as low as possible) and the isolation, this transducer is suitable for measuring nominal voltages from 10 to ·500 V. 










Voltage Transducer LV 25-P 
For the electronic measurement of voltages: DC, AC, pulsed ... , 
with a galvanic isolation between the primary circuit (high voltage) 
and the secondary circuit (electronic circuit). 
C€ 
Electrical data 
I PN Primary nominal r.m.s. current 
Ip Primary current. measuring range 
RM Measuring resistance 
with ± 12 V @ ± 10 mA max 
@± 14 mA max 
with ± 15 V @ ± 10 mA max 
@± 14 mAmax 
ISN Secondary nominal r.m.s. current 
KN Conversion ratio 
Ve Supply voltage (± 5 %) 
10 

















Ie Current consumption 10(@±15V)+ls mA 
Vd R.m.s. voltage for AC isolation test 1),50 Hz, 1 mn 2.5 kV 
Accuracy - Dynamic performance data 
XG Overall Accuracy @ lPN' T A = 25°C @±12 .. 15V ± 0.9 % 
@ ± 15 V (± 5 %) ± 0.8 % 
~\ Linearity < 0.2 % 
Typ Max 
10 Offset current @ Ip = 0, T A = 25°C ± 0.15 mA 
lOT Thermal drift of 10 O°C .. + 25°C ± 0.06 ± 0.25 mA 
+ 25°C .. + 70°C ± 0.10 ± 0.35 mA 
t 
r 
Response time 2) @ 90 % of Vpmax 40 I.Is 
General data 
TA Ambient operating temperature 0 .. + 70 °C 
Ts Ambient storage temperature - 25 .. + 85 °C 
Rp Primary coil resistance @ T A = 70°C 250 n 
Rs Secondary coil resistance @ T A = 70°C 110 n 
m Mass 22 g 
Standards 3) EN 50178 
Notes: 1) Between primary and secondary 
2) R 1 = 25 kn (UR constant, produced by the resistance and inductance 
of the primary circuit) 
3) A list of corresponding tests is available 
LEM Components 
· _ .. · . _. · --.. ....  -_ ... . 
10 rnA 
10 .. 500 V 
Features 
• Closed loop (compensated) voltage 
transducer using the Hall effect 
• Insulated plastiC case recognized 
according to UL 94-VO. 
Principle of use 
• For voltage measurements, a current 
proportional to the measured voltage 
must be passed through an external 
resistor R 1 which is selected by the 
user and installed in series with the 
primary circuit of the transducer. 
Advantages 
• Excellent accuracy 
• Very good linearity 
• Low thermal drift 
• Low response time 
• High bandwidth 
• High immunity to external 
interference 
• Low disturbance in common mode. 
Applications 
• AC variable speed drives and servo 
motor drives 
• Static converters for DC motor drives 
• Battery supplied applications 
• Uninterruptible Power Supplies 
(UPS) 













Dimensions LV 25-P (in mm. 1 mm = 0.0394 inch) 
• 
_ _ a • 
• •• . -_ .. . . .... __ w



































• General tolerance 
• Fastening & connection of primary 
± 0.2 mm 
2 pins 
0.635 x 0.635 mm 
• Fastening & connection of secondary 3 pins 0 1 mm 






















Terminal + : supply voltage + 12 .. 15 V 
Terminal M : measure 










• Is is positive when Vp is applied on terminal +HT. 
• This is a standard model. For different versions (supply 
voltages, turns ratios, unidirectional measurements ... ), 
please contact us. 
Instructions for use of the voltage transducer model LV 25·P 
Primary resistor R, : the transducer'S optimum accuracy is obtained at the nominal primary current. As far as possible, R, should be 
calculated so that the nominal voltage to be measured corresponds to a primary current of 10 mAo 
Example: Voltage to be measured VpN = 250 V a) R, = 25 kn/2.5 W, Ip = 10 mA Accuracy = ± 0.8 % of VpN (@ TA = + 25'C) 
b) R, = 50 kn/1.25 W, Ip = 5 mA Accuracy = ± 1.6 % of VpN (@ TA = + 25'C) 
Operating range (recommended) : taking into account the resistance of the primary windings (which must remain low compared to R '. in order 
to keep thermal deviation as low as possible) and the isolation, this transducer is suitable for measuring nominal voltages from 10 to 500 V. 

















• MOS input (voltage controlled) 
• N channel, homogeneous Si 
• Low inductance case 
• Very low tail current with low 
temperature dependence 
• High short circuit capability, self 
limiting to 6 x Icnom 
• Latch-up free 
• Fast & soft inverse CAL diodes 
• Isolated copper baseplate using 
DCB Direct Copper Bonding 
Technology 
• Large clearance (13 mm) and 
creepage distances (20 mm) 
Typical Applications 






















I Conditions Values I Units 
= 1 59 mkIW 
=2 23 mkIW 
=3 6,8 mkIW 
=4 1,2 mkIW 
= 1 0,03 5 
=2 0,0087 5 
=3 0,002 5 
=4 0,0002 5 
= 1 170 mkIW 
=2 66 mkIW 
=3 12 mkIW 
=4 2 mkIW 
= 1 0,0348 5 
=2 0,0072 5 
=3 0,077 5 
=4 0,0002 5 
























o Vee 2 3 V 
Fig. 1 Typ. output characteristic, inclusive Ree,+ EE' 
60 ,-____ ~----,-----,_----~,m~~---12-~-~3 
mJs 
Tj = 125'C 
Vee = 600 V 
50 VGE = ± 15 V -+---+----j----I 








o Ie 50 100 150 200 A 250 









o VGE 4 
Fig. 5 Typ. transfer characteristic 
















I TJ = 150·C . M_ 
VGE~15V 
1'" I 
~.- ~ L 
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o Tc 40 60 80 100 120 ·C 160 
Fig. 2 Rated current vs. temperature Ie = f (T e) 
TJ = 125·C 
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Fig. 6 Typ. gate charge characteristic 
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FAST RECOVERY POWER RECTIFIERS 
96 
•.• designed for special applications such as de power supplies. Inverters. 
converters. ultrasonic systems. choppers. low RF interference. sonar power 
supplies and free wheeling diodes. A complete line of fast recovery rectifiers 
having typical recovery time of 150 nanoseconds providing high efficiency 
et frequencies to 260 kHz. 
DlIlgner', Data for "Word Clse" Conditions 
The Designers DatB sheats permit the design of most circuits entirely from the 
inforlT'Btlon presented. Limit curves - representing boundaries on device characte,· 
isrics - are given to facilitate "worst case" dllign. 
MAXIMUM RATINGS 
n.t'ng Symbol MRSse 
Puk R,petlt.v, Revene Volbga VnRM 
Watklng Pe.k- RlIW!rse Voltage VRWM &0 
OC Blocking Volt. VR 
Non-Repet,tr ... Paak Revette Valtlge VnSM 7& 
RMS Rev .... Vohage VRIRMSJ 35 
Aver. Reel,fed Fon'4td Current 10 
(Slngl .. ph'R. t""lIve Iold. .. 
Tc -"."'CI 
Nan-Repeuuve Peak Sur. Current IFSM 
hu,. a~pllm'l r.led laad 
conditIOns) 
Ope,atingJundlonT.mper.lul. TJ . 
R .... 
Sto,. Temperature Range Tats . 
THERMAL CHARACTERISTICS 
Thermal ResistanCII,Junction 10 e,se 
ELECTRICAL CHARACTERISTICS 
Char.ct .... stlc Symbol 
rnnanlllWOUl Forw.d Voltage vF 
IiF - 126 Amp, T J • 150DcI 
Fomard Volt. VF 
(IF" 40"", •• TC" 26DCI 
Awtnl Cunlflt (rated de volt.' 1M 
TC-2a"C 
TC" loo"c 
REVERSE RECOVERY CHARACTERISTICS 
a...._"," a_bol 
R_"-YTImo ",. 
I'F -1.oAmp1OVR - 3OV.,' ...... 1 •• 
lIou "38 Am •• dlld. " 2& AI ... " ..... "i 
RI'drII Rec:ov.y Currtnt IRMIRICI 




CASE: Welded. hermetlcallv ... Ied 
FINISH: All .... rn.INrf .... corrosion 
.. I ..... ' end .... III V IOldaroblo 
MRlel MR862 MRI84 MRIA Unit 
von. 
100 200 400 BOO 
1&0 260 400 650 Volts 





-65 to +160 DC 
-65 to +176 . DC 
MOo Typ Mo. Unit 
- 1.3 1.6 Valls 
- 1.0 1.4 VOlls 
- 25 &0 oA - 1.0 2.0 mA 
Min Typ Mo. Unh n. 
- 160 200 - 200 400 
- 2.0 3.0 Amp 
POLARITY: ca,hode '0 Case 
WEIGHT: 17 G.....,.IAPf1ro.lmotelV! 
STUD TORQUE: 25 in. Ibs. 
3-205 
DE I 6367255 0077891 5 r-
,-03 -I"t; 
MR860 MR861 









I c::;. A 
.-1 STYlfl: ~R lIRM.1.CATHODE 
o 2. M«lDE ICASEI 
1. DLltT'ISOIA. 
2. 0lAMF£ft OR UMlERCUT ON ONE OR BOTH EIlOS OF 
IlEXAGONAl BASE IS OPTIONAL 
1 ANGUlAR ORiENTAnON AND CONTOUR OF 
1I1IMNAl ONE IS OPTIONAL 
4. THIIEADS ARE PLAlIo. 
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MOTOROLA SC {DIODES/OPTO} 96 
MR860, MR861, MR862, MR864, MR866 
FIGURE 1 - FORWARD VOLTAGE 
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MR860, MR861, MR862, MR864, MR866 
0 
SINE WAVE INPUT 
FIGURE 4 - FORWARD POWER 
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/* written by: Michael Mkhize 
/* Date: Aug 2009 




/* This code implements feed-forward control 
/* for a single-phase inverter. 
/* the function of the controller is to produce */ 
/* the switching pulses to control a full-bridge 
/* single phase inverter in order to implement 
















volatile unsigned int *COMCONA = (volatile unsigned int *) Ox7411; 
volatile unsigned int *GPTCONA = (volatile unsigned int *) Ox7400; 
volatile unsigned int * ACTRA = (volatile unsigned int *) Ox7413; 
volatile unsigned int *DBTCONA = (volatile unsigned int *) Ox7415; 
volatile unsigned int *CMPRI = (volatile unsigned int *) Ox7417; 
volatile unsigned int *CMPR2 = (volatile unsigned int *) Ox7418; 
volatile unsigned int *CMPR3 = (volatile unsigned int *) Ox7419; 
volatile unsigned int *Tl CON = (volatile unsigned int *) Ox7404; 
volatile unsigned int *T2CON = (volatile unsigned int *) Ox7408; 
volatile unsigned int *TIPR = (volatile unsigned int *) Ox7403; 
volatile unsigned int *TICNT = (volatile unsigned int *) Ox7401; 
volatile unsigned int *T2PR = (volatile unsigned int *) Ox7407; 
volatile unsigned int *T2CNT = (volatile unsigned int *) Ox7405; 
volatile unsigned int *MCRA = (volatile unsigned int *) Ox7090; 
volatile unsigned int *MCRB = (volatile unsigned int *) Ox7092; 
volatile unsigned int *MCRC = (volatile unsigned int *) Ox7094; 
volatile unsigned int *PADA TDIR = (volatile unsigned int *) Ox7098; 
volatile unsigned int *PBDATDIR = (volatile unsigned int *) Ox709A; 
volatile unsigned int *PCDATDIR = (volatile unsigned int *) Ox709C; 
volatile unsigned int *PFDATDIR = (volatile unsigned int *) Ox7096; 










volatile unsigned int *IMR = (volatile unsigned int *) Ox0004; 
volatile unsigned int *IFR = (volatile unsigned int *) Ox0006; 
volatile unsigned int *EVAIFRA = (volatile unsigned int *) Ox742F; 
volatile unsigned int *SPICCR = (volatile unsigned int *) Ox7040; 
volatile unsigned int *SPICTL = (volatile unsigned int *) Ox7041; 
volatile unsigned int *SPISTS = (volatile unsigned int *) Ox7042; 
volatile unsigned int *SPIBRR = (volatile unsigned int *) Ox7044; 
volatile unsigned int *SPIRXEMU = (volatile unsigned int *) Ox7046; 
volatile unsigned int *SPIRXBUF = (volatile unsigned int *) Ox7047; 
volatile unsigned int *SPITXBUF = (volatile unsigned int *) Ox7048; 
volatile unsigned int *SPIDAT = (volatile unsigned int *) Ox7049; 
volatile unsigned int *SPIPRI = (volatile unsigned int *) Ox704F; 
volatile unsigned int *SCSRI = (volatile unsigned int *) Ox7018; 
volatile unsigned int * ADCTRL 1 = (volatile unsigned int *) Ox70AO; 
volatile unsigned int * ADCTRL2 = (volatile unsigned int *) Ox70Al; 
volatile unsigned int *MAXCONV = (volatile unsigned int *) Ox70A2; 
volatile unsigned int *CHSELSEQI = (volatile unsigned int *) Ox70A3; 
volatile unsigned int *CHSELSEQ2 = (volatile unsigned int *) Ox70A4; 
volatile unsigned int *CHSELSEQ3 = (volatile unsigned int *) Ox70A5; 
volatile unsigned int *CHSELSEQ4 = (volatile unsigned int *) Ox70A6; 
volatile unsigned int * AUTO _ SEQ_ SR = (volatile unsigned int *) Ox70A 7; 
volatile unsigned int *RESUL TO = (volatile unsigned int *) Ox70A8; 
volatile unsigned int *RESUL Tl = (volatile unsigned int *) Ox70A9; 
volatile unsigned int *RESULT2 = (volatile unsigned int *) Ox70AA; 
volatile unsigned int *RESUL T3 = (volatile unsigned int *) Ox70AB; 
volatile unsigned int *RESULT4 = (volatile unsigned int *) Ox70AC; 
volatile unsigned int *RESUL T5 = (volatile unsigned int *) Ox70AD; 
volatile unsigned int *RESUL T6 = (volatile unsigned int *) Ox70AE; 
volatile unsigned int *RESUL T7 = (volatile unsigned int *) Ox70AF; 
volatile unsigned int *RESUL T8 = (volatile unsigned int *) Ox70BO; 
volatile unsigned int *RESUL T9 = (volatile unsigned int *) Ox70B 1; 
volatile unsigned int *RESULTIO = (volatile unsigned int *) Ox70B2; 
volatile unsigned int *RESULTII = (volatile unsigned int *) Ox70B3; 
volatile unsigned int *RESULT12 = (volatile unsigned int *) Ox70B4; 
volatile unsigned int *RESULT13 = (volatile unsigned int *) Ox70B5; 
volatile unsigned int *RESULT14 = (volatile unsigned int *) Ox70B6; 
volatile unsigned int *RESULT15 = (volatile unsigned int *) Ox70B7; 
volatile unsigned int *CALIBRA nON = (volatile unsigned int *) Ox70B8; 











Initialization of integers for DAC 
------*1 
int i,j,angle,DAC 1 ,DAC2,DAC3,DAC4,DAC5,DAC6,DAC7 ,DAC8; 
1*---------------------------------------------------------------------------------------------------------
Initialization of integers for input values 
------*1 
int Vac,Iref, VacShift,output_ shift,pot 1 ,Irefshift; 
int V sArr[ 1 OO],index, V sReal, V sImag,V sPhase,pot2,power _angle; 
long int InputSample, VacReal, VacScaled,IrefReal,value l,value; 
1*---------------------------------------------------------------------------------------------------------
Initialization of float values for implementing derivative function and control 
equation 
------*1 
float stDeriv,dIreC dt,dIreC dt_scaled,IreCr,dIreC dtReal; 





I*Sampling at 10kHz *1 
1* Representing a 1.6mH inductor *1 
1* representing equivalent inductor resistance *1 
1* Calling up external functions *1 
extern int sineO; 











starting point for the interrupters 
------* I 




main interrupter "GPTl_underflow" 
------* I 
interrupt void GPTl_ underflow(void) 
{ 
*PFDATDIR &= OxFFFB; 
*CHSELSEQ 1 = OxOB20; 
1* *CHSELSEQ2 = Ox 1010; *1 
* ADCTRL2 \= Ox2000; 
while(ADCTRL2 && Ox0200 == OxOOOO) {}; 
* ADCTRL2 \= Ox0200; 
1*---------------------------------------------------------------------------------------------------------
reading Analogue values through 10-bit ADC 
------* I 
Vac = *RESUL TO; 
Vac = Vac»6; 
Vac &= Ox03FF; 
Iref= *RESULTl; 
Iref= Iref»6; 
Iref &= Ox03FF; 
potl = *RESULTl; 
pot! = pot1»6; 











Udjusting phase angle and amplitude with a pot to tie inverter to grid 
------*1 
output_ shift=pot 1 ; 1* Adjusting inverter output amplitude* 1 
1*---------------------------------------------------------------------------------------------------------
scaling down to zero reference to remove 1.6V offset & working out real values 
------* 1 
VacShift=Vac-512; 
VacReal=((long int)VacShift*3620)/1 024; 1* Analogue input value of 1.5V AC 
peak-to-peak is conveted to Real digital value of 640V peak-to-peak *1 
VacScaled=((long int)VacReal* 1024)/595; 
Irefshift= Iref-512; 
IrefReal=(Irefshift*266)/51200; 1* Converting load current to real value *1 
1*---------------------------------------------------------------------------------------------------------
Power angle control subroutine: Adjusting power angle 
------*1 
1* V sReal= V s; 
V sImag= V sArr[index]; 
V sPhase=arctan(V sRea1l2, V sImag/2); 
anglea= V sPhase+power _angle; 
if(anglea> 200) anglea = 200; 
if(anglea < -200) anglea = -200; *1 











Working out derivative of input harmonic current in order to calculate 
approximate inductor voltage drop at the output 
------* I 
stDeriv=(Irefshift-PrevPrevIref)/(2*(l/SampleRate»; 1* Output of IstDeriv is equal 
to frequncy*2*pi*(original amplitude) *1 
PrevPrevIref=PrevIref; 
Prev Iref= Irefshift; 
dIreC dt=stDeriv; 
dIreCdtReal=((float)dIreCdt*4)120480; 1* Scaling down derivative output to a 
suitable amplitude *1 
1*---------------------------------------------------------------------------------------------------------
Implementing feed-forward control 
------*1 
IreCr=IrefReal *r; 
equivalent resistance *1 
value 1 =dIreC dtReal+IreCr; 
inductor *1 
value=value 1 + VacScaled; 
required across the loop *1 
1* Calculating approx voltage drop on inductor 
1* Summing up voltage drop across the 
1* Value is the total voltage drop 
1*---------------------------------------------------------------------------------------------------------
------* I 
generating switch signal 
*CMPRI =value*potl + 1024; 
*CMPR2=-value*potl + 1 024; 
1*---------------------------------------------------------------------------------------------------------











1* VsArr[index]=Vs; 1* Updating phase shifting array *1 
DAC1 = (dlreCdtllOOO+ 128); 
DAC1 =DAC1«4; 
DAC1 &= OxOFFF; 
DAC 1 1= OxOOOO; 
*SPITXBUF = DAC 1; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DAC2 = VacRea1l8+ 128; 
DAC2 = DAC2«4; 
DAC2 &=OxOFFF; 
DAC21=Ox2000; 
*SPITXBUF = DAC2; 
for (i=O; i<4; i++) {} 
*PCDA TDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DAC3 = value 1 + 128; 
DAC3 = DAC3«4; 
DAC3 &= OxOFFF; 
DAC3 1= Ox4000; 
*SPITXBUF = DAC3; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DAC4 = Irefshift+ 128; 
DAC4 = DAC4«4; 
DAC4 &= OxOFFF; 
DAC4 1= Ox6000; 
*SPITXBUF = DAC4; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DAC5 = dlreCdtReal+ 128; 
DAC5 = DAC5«4; 
DAC5 &= OxOFFF; 










*SPITXBUF = DAC5; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR \= Ox0020; 
DAC6 = (value/8)+ 128; 
DAC6 = DAC6«4; 
DAC6 &= OxOFFF; 
DAC6 \= OxAOOO; 
*SPITXBUF = DAC6; 
for (i=0; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR \= Ox0020; 
/* DAC7 = (complin)/4; 
DAC7 = DAC7«4; 
} 
DAC7 &= OxOFFF; 
DAC7 \= OxCOOO; 
*SPITXBUF = DAC7; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDA TDIR \= Ox0020; 
DAC8 = (comp2in)/4; 
DAC8 = DAC8«4; 
DAC8 &= OxOFFF; 
DAC8 \= OxEOOO; 
*SPITXBUF = DAC8; 
for (i=O; i<4; i++) {} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR \= Ox0020; */ 
*EV AIFRA 1= Ox0200; 
*PFDATDIR 1= Ox0004; 
interrupt void Test3(void) 
{ 
} 












interrupt void Test5(void) 
{ 
} 













*IMR = Ox0022; 
*IFR = OxFFFF; 
*EV AIMRA = Ox0200; 
asm(" clre INTM"); 
/*---------------------------------------------------------------------------------------------------------
------* / 
SPI port set-up for DAC corns 
*SPICCR &= OxOFF7F; 










*SPICCR 1= OxOOOB; 
*SPICTL = Ox0006; 
*SPIBRR 1= Ox0003; 
*SPICCR 1= Ox0080; 
*PCDATDIR 1= Ox2020; 
1*---------------------------------------------------------------------------------------------------------
------*1 
Registers for IOPF2 code-timer 
*MCRC &= OxFDFF; 
*PFDATDIR 1= Ox0404; 
1*---------------------------------------------------------------------------------------------------------
------*1 
Registers for ADC 
* ADCTRL I = Ox0840; 
* ADCTRL2 = OxOOOO; 
*MAXCONV = Ox0002; 
1* *CHSELSEQI = OxOOOI; *1 
1*---------------------------------------------------------------------------------------------------------
------*1 
Registers for PWM generation 
*MCRA 1= OxOFCO; 
* ACTRA = Ox0999; 
1* *DBTCON = OxOAEO; *1 
*DBTCONA = 0; 










*CMPR2 = 0; 
*COMCONA = Ox0307; 
*COMCONA = Ox8307; 
*T1PR = 2048; 
: freq approx 10kHz */ 
*T 1 CNT = OxO; 
*T1CON = OxA802; 
*T2PR = 6138; 
20msec or 50Hz */ 
*T2CNT = OxO; 
*T2CON = Ox9702; 
prescaler to 128 */ 
} 
*T1CON = OxA842; 
*T2CON = Ox9742; 
/*Initialising variables * / 
index = 1; 
power _ angle=O; 





/* Period = 2048*25nsec*2 = 100usec 
/* up/down continuous mode */ 
/* Period = 6138*25nsec*128 approx = 
/* set in cant up, and set clock 
/* start the clock */ 
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OCTAL 8·BIT DIGITAL· TO·ANALOG CONVERTERS 
SLAS089E- NOVEMBER 1994 - REVISED APRIL 1997 
TYPICAL CHARACTERISTICS 
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Figure 9 
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Figure 12 













OCTAL 8·BIT DIGITAL· TO·ANALOG CONVERTERS 
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NOTE A: Resistor R 2: 10 kQ 
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Figure 15. Output Buffering Scheme 
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OCTAL 8·BIT DIGITAL· TO·ANALOG CONVERTERS 
SLAS089E - NOVEMBER 1994 - REVISED APRIL 1997 
MECHANICAL DATA 
ow (R·POSO·G**) 
16 PIN SHOWN 
PLASTIC SMALL·OUTLINE PACKAGE 
0.050 (1,27) ~ DIM 
1 r- 0.020 (0,51) 1-$-1 0.010 (0,25) ® 1 0.014 (0,35). . . A MAX 16 9 





ffiiiiliiiJiiUlilL t 0.012 (O,30t]" 
0.104 (2,65) MAX 0.004 (0,10) 
NOTES: A. All linear dimensions are in inches (millimeters). 
B. This drawing is subject to change without notice. 
A MIN 
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). 
D. Falls within JEDEC MS-013 
~TEXAS 
INSTRUMENTS 

















































PCB Design of AC-DC Converter 
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PCB Design of Capacitor DC Bus PI Controller 
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Three-Phase Harmonic Filters used on a 12-pulse AC/OC Converter 
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